数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STLC7550 数据表(PDF) 7 Page - STMicroelectronics

部件名 STLC7550
功能描述  LOW POWER LOW VOLTAGE ANALOG FRONT END
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC7550 数据表(HTML) 7 Page - STMicroelectronics

Back Button STLC7550 Datasheet HTML 3Page - STMicroelectronics STLC7550 Datasheet HTML 4Page - STMicroelectronics STLC7550 Datasheet HTML 5Page - STMicroelectronics STLC7550 Datasheet HTML 6Page - STMicroelectronics STLC7550 Datasheet HTML 7Page - STMicroelectronics STLC7550 Datasheet HTML 8Page - STMicroelectronics STLC7550 Datasheet HTML 9Page - STMicroelectronics STLC7550 Datasheet HTML 10Page - STMicroelectronics STLC7550 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 17 page
background image
Bit 3-4-5
Internal
Sampling
M/S
Sync
FS
SCLK
(OCLK)
% OVER
XTALIN
(MCLK)
XTALOUT
÷ M
÷ Q
MCM
Cont. Reg. : Bit 8-9-10-11-12-13
V
DD
Figure 1 : Clock Block Diagram
FUNCTIONAL DESCRIPTION (continued)
4 - MODES OF OPERATION
Thanks to MCM and M/S programmation pins we
can get the following configuration.
Configuration 1 : MCM = 1, M/S = 1
The STLC7550 is in master mode and we have :
Fs = XTAL IN / (M x Q x OVER)
Fs and SCLK are output pins.
SCLK
FS
DIN
DOUT
BCLK
FS
DO
DI
XTALIN
M/S
MCM
STLC7550
PROCESSOR
V
DD
f
Q = 36.864MHz
V
DD
TS
GND
Figure 2 : Configuration 1
SCLK
FS
DIN
DOUT
XTALIN
M/S
MCM
STLC7550
V
DD
GND
f
Q = K x Fs
BCLK
FS
DO
DI
PROCESSOR
TS
GND
Figure 4 : Configuration 3 (7546 mode)
SCLK
FS
DIN
DOUT
BCLK
FS
DO
DI
XTALIN
M/S
MCM
STLC7550
PROCESSOR
GND
V
DD
f
Q = 36.864MHz
TS
GND
Figure 3 : Configuration 2
Configuration 2 : MCM = 1, M/S = 0
The STLC7550 is in slave mode. SCLK is provided
by the STLC7550, the processor generates the Fs
and controls the phase of the sampling frequency.
Fs must be the result of a division of a number of
cycles of SLCK (Fs = SCLK % OVER).
Configuration 3 : MCM = 0, M/S = 1
The STLC7550 is in master mode and the proces-
sor provides the XTAL IN = MCLK = OCLK.
The STLC7550 generates the Fs from OCLK. In
this mode the configuration 3 is equivalent to the
STLC7546 mode.
Configuration 4 : MCM = 0, M/S = 0
The STLC7550 is in slave mode.
The configuration 4 is equivalent to configuration 3
but the Fs is generated and phase controlled by the
processor.
Configuration 5 : MCM = 1, M/S = 1 (master codec)
MCM = 0, M/S = 0 (slave codec)
This is dual codec application.
The master codec has his data in timeslot 0 and
the slave codec has his data in timeslot 1 thanks to
the programmation of TS.
STLC7550
7/17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com