| 数据搜索系统,热门电子元器件搜索 |
|
STLC7550 数据表(PDF) 3 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC7550 数据表(HTML) 3 Page - STMicroelectronics |
|
3 / 17 page ![]() PIN LIST Pin Number Name Type Description TQFP44 TQFP48 1 - 2, 10 to 13, 21 to 24, 32 to 35, 43 - 44 1 - 2, 10 to 14, 22 to 26, 34 to 38, 46 to 48 NC - Not connected 3 3 SCLK O Shift Clock Output 4 4 FS I/O Frame Synchronization Input (slave)/Output (master) 55 DVDD I Positive Digital Power Supply (2.7V TO 5.5V) 6 6 DGND I Digital Ground 7 7 MCM I Master Clock Mode 8 8 XTALOUT O Crystal Output 9 9 XTALIN/MCLK I Crystal Input (MCM = 1) / External Clock (MCM = 0) 14 15 HC1 I Hardware Control Input 15 16 HC0 I Hardware Control Input 16 17 PWRDWN I Power down Input 17 18 M/S I Master/Slave Mode Control Pin Input 18 19 VREFP O 16-bit D/A and A/D Positive Reference Voltage 19 20 VREFN O 16-bit D/A and A/D Negative Reference Voltage 20 21 AGND1 I Analog Ground 25 27 AUXIN+ I Non-inverting Input to Auxiliary Analog Input 26 28 AUXIN- I Inverting Input to Auxiliary Analog Input 27 29 IN+ I Non-inverting Input to Analog Input Amplifier 28 30 IN- I Inverting Input to Analog Input Amplifier 29 31 AVDD I Positive Analog Power Supply (2.7V to 5.5V) 30 32 VCM O Common Mode Voltage Output (AVDD/2) 31 33 AGND2 I Analog Ground 36 39 OUT+ O Non-inverting Smoothing Filter Output 37 40 OUT- O Inverting Smoothing Filter Output 38 41 RESET I Reset Function to initialize the internal counters 39 42 TS I Timeslot Control Input 40 43 TSTD1 I/O Digital Input/Output reserved for test 41 44 DIN I Serial Data Input 42 45 DOUT O Serial Data Output PIN DESCRIPTION 1 - POWER SUPPLY (5 pins) 1.1 - Analog VDD Supply (AVDD) This pin is the positive analog power supply voltage for the DAC and the ADC section. It is not internally connected to digital VDD supply (DVDD). In any case the voltage on this pin must be higher or equal to the voltage of the Digital power supply (DVDD). 1.2 - Digital VDD Supply (DVDD) This pin is the positive digital power supply for DAC and ADC digital internal circuitry. 1.3 - Analog Ground (AGND1, AGND2) These pins are the ground return of the analog DAC (ADC) section. 1.4 - Digital Ground (DGND) This pin is the ground for DAC and ADC internal digital circuitry. Notes : 1. To obtain published performance, the analog VDD and Digital VDD should be decoupled with respect to Analog Ground and Digital Ground, respectively. The decoupling is intended to isolate digital noise from the analog section ; decoupling capacitors should be as close as possible to the respective analog and digital supply pins. 2. All the ground pins must be tied together. In the following section, the ground and supply pins are referred to as GND and VDD, respectively. STLC7550 3/17 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |