数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STPCCLIENT 数据表(PDF) 12 Page - STMicroelectronics

部件名 STPCCLIENT
功能描述  PC Compatible Embedded Microprocessor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STPCCLIENT 数据表(HTML) 12 Page - STMicroelectronics

Back Button STPCCLIENT Datasheet HTML 8Page - STMicroelectronics STPCCLIENT Datasheet HTML 9Page - STMicroelectronics STPCCLIENT Datasheet HTML 10Page - STMicroelectronics STPCCLIENT Datasheet HTML 11Page - STMicroelectronics STPCCLIENT Datasheet HTML 12Page - STMicroelectronics STPCCLIENT Datasheet HTML 13Page - STMicroelectronics STPCCLIENT Datasheet HTML 14Page - STMicroelectronics STPCCLIENT Datasheet HTML 15Page - STMicroelectronics STPCCLIENT Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 48 page
background image
PIN DESCRIPTION
12/48
Issue 1.7 - February 8, 2000
Table 2-2. Definition of Signal Pins
Signal Name
Dir
Description
Qty
BASIC CLOCKS RESETS & XTAL
SYSRSTI#
I
System Reset / Power good
1
SYSRSTO#*
O
Reset Output to System
1
XTALI
I
14.3MHz External Oscillator Input
1
XTALO
I/O
14.3MHz External Oscillator Input
1
PCI_CLKI
I
33MHz PCI Input Clock
1
PCI_CLKO
O
33MHz PCI Output Clock (from internal PLL)
1
ISA_CLK
O
ISA Clock Output - Multiplexer Select Line For IPC
1
ISA_CLK2X
O
ISA Clock x 2 Output - Multiplexer Select Line For IPC
1
OSC14M*
O
ISA bus synchronisation clock
1
HCLK*
O
Host Clock (Test)
1
DEV_CLK
O
24MHz Peripheral Clock (floppy drive)
1
GCLK2X*
I/O
80MHz Graphics Clock
1
DCLK*
I/O
135MHz Dot Clock
1
DCLK _DIR*
I
Dot Clock Direction
1
VDD_xxx_PLL
Power Supply for PLL Clocks
MEMORY INTERFACE
MA[11:0]*
I/O
Memory Address
12
RAS#[3:0]
O
Row Address Strobe
4
CAS#[7:0]
O
Column Address Strobe
8
MWE#
O
Write Enable
1
MD[63:0]*
I/O
Memory Data
64
PCI INTERFACE
AD[31:0]*
I/O
PCI Address / Data
32
CBE[3:0]*
I/O
Bus Commands / Byte Enables
4
FRAME#*
I/O
Cycle Frame
1
TRDY#*
I/O
Target Ready
1
IRDY#*
I/O
Initiator Ready
1
STOP#*
I/O
Stop Transaction
1
DEVSEL#*
I/O
Device Select
1
PAR*
I/O
Parity Signal Transactions
1
SERR#*
O
System Error
1
LOCK#
I
PCI Lock
1
PCI_REQ#[2:0]*
I
PCI Request
3
PCI_GNT#[2:0]*
O
PCI Grant
3
PCI_INT[3:0]*
I
PCI Interrupt Request
4
VDD5
I
5V Power Supply for PCI ESD protection
4
ISA AND IDE COMBINED ADDRESS/DATA
LA[23:22]*/ SCS3#,SCS1#
I/O
Unlatched Address (ISA) / Secondary Chip Select (IDE)
2
LA[21:20]*/ PCS3#,PCS1#
I/O
Unlatched Address (ISA) / Primary Chip Select (IDE)
2
LA[19:17]*/ DA[2:0]
O
Unlatched Address (ISA) / Address (IDE)
3
RMRTCCS#* / DD[15]
I/O
ROM/RTC Chip Select / Data Bus bit 15 (IDE)
1
KBCS#* / DD[14]
I/O
Keyboard Chip Select / Data Bus bit 14 (IDE)
1
Note; * denotes theat the pin is V5T (see Section 4. )



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com