数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STPCCLIENT 数据表(PDF) 13 Page - STMicroelectronics

部件名 STPCCLIENT
功能描述  PC Compatible Embedded Microprocessor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STPCCLIENT 数据表(HTML) 13 Page - STMicroelectronics

Back Button STPCCLIENT Datasheet HTML 9Page - STMicroelectronics STPCCLIENT Datasheet HTML 10Page - STMicroelectronics STPCCLIENT Datasheet HTML 11Page - STMicroelectronics STPCCLIENT Datasheet HTML 12Page - STMicroelectronics STPCCLIENT Datasheet HTML 13Page - STMicroelectronics STPCCLIENT Datasheet HTML 14Page - STMicroelectronics STPCCLIENT Datasheet HTML 15Page - STMicroelectronics STPCCLIENT Datasheet HTML 16Page - STMicroelectronics STPCCLIENT Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 48 page
background image
PIN DESCRIPTION
Issue 1.7 - February 8, 2000
13/48
RTCRW#* / DD[13]
I/O
RTC Read/Write / Data Bus bit 13 (IDE)
1
RTCDS#* / DD[12]
I/O
RTC Data Strobe / Data Bus bit 12 (IDE)
1
SA[19:8]* / DD[11:0]
I/O
Latched Address (ISA) / Data Bus (IDE)
16
SA[7:0]
I/O
Latched Address (IDE)
4
SD[15:0]*
I/O
Data Bus (ISA)
16
ISA/IDE COMBINED CONTROL
IOCHRDY* / DIORDY
I/O
I/O Channel Ready (ISA) - Busy/Ready (IDE)
1
ISA CONTROL
ALE*
O
Address Latch Enable
1
BHE#*
I/O
System Bus High Enable
1
MEMR#*, MEMW#*
I/O
Memory Read and Memory Write
2
SMEMR#*, SMEMW#*
O
System Memory Read and Memory Write
2
IOR#*, IOW#*
I/O
I/O Read and Write
2
MASTER#*
I
Add On Card Owns Bus
1
MCS16#*, IOCS16#*
I
Memory/IO Chip Select16
2
REF#*
O
Refresh Cycle.
1
AEN*
O
Address Enable
1
IOCHCK#*
I
I/O Channel Check.
1
ISAOE#*
O
Bidirectional OE Control
1
GPIOCS#*
I/O
General Purpose Chip Select
1
IDE CONTROL
PIRQ*
I
Primary Interrupt Request
1
SIRQ*
I
Secondary Interrupt Request
1
PDRQ*
I
Primary DMA Request
1
SDRQ*
I
Secondary DMA Request
1
PDACK#*
O
Primary DMA Acknowledge
1
SDACK#*
O
Secondary DMA Acknowledge
1
PIOR#*
I/O
Primary I/O Read
1
PIOW#*
O
Primary I/O Write
1
SIOR#*
I/O
Secondary I/O Read
1
SIOW#*
O
Secondary I/O Write
1
IPC
IRQ_MUX[3:0]*
I
Multiplexed Interrupt Request
4
DREQ_MUX[1:0]*
I
Multiplexed DMA Request
2
DACK_ENC[2:0]*
O
DMA Acknowledge
3
TC*
O
ISA Terminal Count
1
MONITOR INTERFACE
RED, GREEN, BLUE
O
Red, Green, Blue
3
VSYNC*
O
Vertical Synchronization
1
HSYNC*
O
Horizontal Synchronization
1
VREF_DAC
I
DAC Voltage reference
1
RSET
I
Resistor Set
1
COMP
I
Compensation
1
SCL / DDC[1]*
I/O
I C Interface - Clock / Can be used for VGA DDC[1] signal
1
Table 2-2. Definition of Signal Pins
Signal Name
Dir
Description
Qty
Note; * denotes theat the pin is V5T (see Section 4. )



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com