Rev0.2, Jan. 2007

CMS3216LAx-75xx

ACTIVE (Select and activate row)

L

H

L

L

Read

(With Auto

Precharge)

H

L

H

L

L

L

H

L

L

H

L

L

L

L

H

H

WE#

L

H

L

H

L

L

Write

(With Auto

Precharge)

L

ACTIVE (Select and activate row)

H

L

L

H

L

CAS#

Command(Action)

RAS#

CS#

Current State

Note :

69. This table describes alternate bank operation, except where noted; i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m

(assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.

bursts/accesses and no register accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

bank will be in the idle state.

71. AUTO REFRESH, SELF REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.

72. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.

73. All states and sequences not shown are illegal or reserved.

74. READs or WRITEs to bank m listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.

75. CONCURRENT AUTO PRECHARGE: Bank n will initiate the auto precharge command when its burst has been interrupted by bank m’s burst.

76. Burst in bank n continues as initiated.

77. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n, CAS latency later.

78. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered.

DQM should be used twwo clock prior to the WRITE command to prevent bus contention.

79. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered,

with the data-out appearing CAS latency later. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.

80. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered.

The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.

81. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n, CAS latency later.

The PRECHARGE to bank n will begin when the READ to bank m is registered (Figure 25.) .

82. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered. DQM should be

used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered (Figure 26. ).

83. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered, with the data-out

be data-in registered one clock prior to the READ to bank m(Figure 27. ).

84. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered.

clock prior to the WRITE to bank m (Figure 28. ).