CMS3216LAH datasheet(25/46 Pages) FIDELIX

25 / 46 page

Rev0.2, Jan. 2007

CMS3216LAx-75xx

A fixed-length READ burst or a full-page burst may be fol-

lowed by, or truncated with, a PRECHARGE command to the

same bank . The PRECHARGE command should be issued

x cycles before the clock edge at which the last desired data

element is valid, where x equals the CAS latency minus one.

This is shown in Figure 9. for each possible CAS latency; data

element n + 3 is either the last of a burst of four or the last

desired of a longer burst. Following the PRECHARGE comman-

d, a subsequent command to the same bank cannot be issued

until tRP is met. Note that part of the row precharge time is

hidden during the access of the last data element(s). The

BURST TERMINATE command should be issued x cycles

before the clock edge at which the last desired data element is

valid, where x equals the CAS latency minus one. This is

shown in Figure 10. for each possible CAS latency; data

element n + 3 is the last desired data element of a longer burst.

Figure 9. Read to Precharge

CAS Latency=1

Dout

n+1

Dout

n+2

Dout

n+3

Read

NOP

Precharge

NOP

Bank a

Col n

Bank

(a or all)

X=0cycles

NOP

Active

Bank a

Row

tRP

CAS Latency=2

Dout

n+1

Dout

n+2

Dout

n+3

Read

NOP

Precharge

NOP

Bank a

Col n

Bank

(a or all)

X=1cycles

NOP

Active

Bank a

Row

tRP

CLK

Command

Address

CLK

Command

Address

CMS3216LAH 数据表(PDF) 25 Page - FIDELIX

CMS3216LAH 数据表(HTML) 25 Page - FIDELIX

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表下载

链接网址

CMS3216LAH 数据表(PDF) 25 Page - FIDELIX

CMS3216LAH 数据表(HTML) 25 Page - FIDELIX

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表 下载

链接网址

数据表下载