数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CMS3216LAH 数据表(PDF) 7 Page - FIDELIX

部件名 CMS3216LAH
功能描述  32M(2Mx16) Low Power SDRAM
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FIDELIX [FIDELIX]
网页  http://www.fidelix.co.kr
标志 FIDELIX - FIDELIX

CMS3216LAH 数据表(HTML) 7 Page - FIDELIX

Back Button CMS3216LAH Datasheet HTML 3Page - FIDELIX CMS3216LAH Datasheet HTML 4Page - FIDELIX CMS3216LAH Datasheet HTML 5Page - FIDELIX CMS3216LAH Datasheet HTML 6Page - FIDELIX CMS3216LAH Datasheet HTML 7Page - FIDELIX CMS3216LAH Datasheet HTML 8Page - FIDELIX CMS3216LAH Datasheet HTML 9Page - FIDELIX CMS3216LAH Datasheet HTML 10Page - FIDELIX CMS3216LAH Datasheet HTML 11Page - FIDELIX Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 46 page
background image
Rev0.2, Jan. 2007
CMS3216LAx-75xx
Register Definition
There are two mode registers which contain settings to
achieve low power consumption. The two registers : Mode
Register and Extended Mode Register are discussed below.
Mode Register
The mode register is used to define the specific mode of
operation of the SDRAM. This definition includes the selec-
tion of a burst length, a burst type, a CAS latency, an operat-
ing mode and a write burst mode, as shown in Table 1. The
mode register is programmed via the LOAD MODE REGIS-
TER command and will retain the stored information until it is
programmed again or the device loses power. Mode Register
bits M0-M2 specify the burst length, M3 specifies the type of
burst (sequential or interleaved), M4-M6 specify the CAS
latency, M7 and M8 specify the operating mode, M9 specifies
the write burst mode, M10 and M11 should be set to zero.The
Mode register must be loaded when all banks are idle, and the
controller must wait the specified time before initiating the
subsequent operation. Violating either of these requirements
will result in unspecified operation.
Burst Length
Read and write accesses to the SDRAM are burst oriented. The
burst length is programmable, as shown in Table 2. The burst
length determines the maximum number of column locations
that can be accessed for a given READ or WRITE command.
Burst lengths of 1,2, 4, or 8 locations are available for both the
Figure 1. Initialize and Load Mode Register[1.2.3.]
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Note :
1. The two AUTO REFRESH commands at T4 and T9 may be applied before either LOAD MODE REGISTER (LMR) command.
2. PRE = PRECHARGE command, LMR = LOAD MODE REGISTER command, AR = AUTO REFRESH command, ACT = ACTIVE command, RA = Row Address, BA = Bank
Address
3. The Load Mode Register for both MR/EMR and 2 Auto Refresh commands can be in any order; However, all must occur prior to an Active command.
Key
Key
Key
RAa
HiZ
HiZ
CLK
CKE
/CS
/RAS
/CAS
ADDR
BS
A10/AP
DQ
/WE
DQM
High level is necessary
tRP
tRC
tRC
Precharge
(All Bank)
Auto
Refresh
Auto
Refresh
Normal
MRS
Extended
MRS
Row Active
a Bank
BS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com