PCM1795DB datasheet(41/58 Pages) TI

41 / 58 page

System Clock (SCK) and Interface Timing

(BCH)

BCK

WDCK

(BCL)

(LB)

(BCY)

(DS)

(DH)

1.4 V

1.4V

(BL)

1.4V

DATA

DATAL

DATAR

PCM1795

www.ti.com ........................................................................................................................................................................................................ SLES248 – MAY 2009

The PCM1795 in an application using an external digital filter requires the synchronization of WDCK and the

system clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK,

DATA, DATAL, and DATAR is shown in Figure 57 and Table 11.

Figure 57. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application

Table 11. Timing Characteristics for Figure 57

PARAMETER

MIN

MAX

UNIT

t(BCY)

BCK pulse cycle time

t(BCL)

BCK pulse duration, low

t(BCH)

BCK pulse duration, high

t(BL)

BCK rising edge to WDCK falling edge

t(LB)

WDCK falling edge to BCK rising edge

t(DS)

DATA, DATAL, DATAR setup time

t(DH)

DATA, DATAL, DATAR hold time

Submit Documentation Feedback

Product Folder Link(s): PCM1795

PCM1795DB 数据表(PDF) 41 Page - Texas Instruments

PCM1795DB 数据表(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载