数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PCM1795DB 数据表(PDF) 44 Page - Texas Instruments

Click here to check the latest version.
部件名 PCM1795DB
功能描述  32-Bit, 192-kHz Sampling, Advanced Segment, Stereo Audio Digital-to-Analog Converter
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

PCM1795DB 数据表(HTML) 44 Page - Texas Instruments

Back Button PCM1795DB Datasheet HTML 40Page - Texas Instruments PCM1795DB Datasheet HTML 41Page - Texas Instruments PCM1795DB Datasheet HTML 42Page - Texas Instruments PCM1795DB Datasheet HTML 43Page - Texas Instruments PCM1795DB Datasheet HTML 44Page - Texas Instruments PCM1795DB Datasheet HTML 45Page - Texas Instruments PCM1795DB Datasheet HTML 46Page - Texas Instruments PCM1795DB Datasheet HTML 47Page - Texas Instruments PCM1795DB Datasheet HTML 48Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 58 page
background image
Requirements for System Clock
t =1/(64
44.1kHz)
´
D1
DSDL,
DSDR
D0
D2
D3
D4
DBCK
DSDL,
DSDR
t
(BCH)
DBCK
t
(BCL)
t
(BCY)
1.4V
1.4V
t
(DS)
t
(DH)
DSD MODE CONFIGURATION AND FUNCTION CONTROLS
Configuration for the DSD Interface Mode
PCM1795
SLES248 – MAY 2009 ........................................................................................................................................................................................................ www.ti.com
For operation in DSD mode, the bit clock (DBCK) is required on pin 7 of the PCM1795. The frequency of the bit
clock can be N times the sampling frequency. Generally, N is 64 in DSD applications.
The interface timing between the bit clock and DSDL and DSDR is required to meet the setup and hold time
specifications shown in Figure 60 and Table 13.
Figure 59. Normal Data Output Form From DSD Decoder
Figure 60. Timing for DSD Audio Interface
Table 13. Timing Characteristics for Figure 60
PARAMETER
MIN
MAX
UNIT
t(BCY)
DBCK pulse cycle time
85(1)
ns
t(BCH)
DBCK high-level time
30
ns
t(BCL)
DBCK low-level time
30
ns
t(DS)
DSDL, DSDR setup time
10
ns
t(DH)
DSDL, DSDR hold time
10
ns
(1)
2.8224 MHz × 4. (2.8224 MHz = 64 × 44.1 kHz. This value is specified as a sampling rate of DSD.
The DSD interface mode is selected by setting DSD = 1 (register 20, B5).
Table 14. DSD Mode Register Map
REGISTER
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
X(1)
X
X
X
X
X
X
X
Register 17
R/W
0
0
1
0
0
0
1
X
X
X
X
X
X
X
X
Register 18
R/W
0
0
1
0
0
1
0
X
X
X
X
DMF1
DMF0
X
X
Register 19
R/W
0
0
1
0
0
1
1
REV
X
X
OPE
X
X
X
X
Register 20
R/W
0
0
1
0
1
0
0
X
SRST
1
X
MONO
CHSL
OS1
OS0
Register 21
R
0
0
1
0
1
0
1
X
X
X
X
X
DZ1
DZ0
X
Register 22
R
0
0
1
0
1
1
0
X
X
X
X
X
X
ZFGR
ZFGL
(1)
Function is disabled. No operation even if data bit is set.
44
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): PCM1795



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com