MPC8378CVRALGA datasheet(32/126 Pages) FREESCALE

32 / 126 page

MPC8378E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

Figure 13 shows the MII receive AC timing diagram.

Figure 13. MII Receive AC Timing Diagram

8.3.4

RGMII and RTBI AC Timing Specifications

Table 32 presents the RGMII and RTBI AC timing specifications.

Table 32. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with LVDD of 2.5 V ± 5%.

Parameter/Condition

Symbol1

Min

Typical

Max

Unit

Notes

Data to clock output skew (at transmitter)

tSKRGT

–600

600

—

Data to clock input skew (at receiver)

tSKRGT

1.0

—

2.8

Clock period

tRGT

7.2

8.0

8.8

Duty cycle for 1000Base-T

tRGTH/tRGT

Duty cycle for 10BASE-T and 100BASE-TX

tRGTH/tRGT

3, 4

Rise time (20%–80%)

tRGTR

—

0.75

—

Fall time (20%–80%)

tRGTF

—

0.75

—

EC_GTX_CLK125 reference clock period

tG12

—8.0

—

EC_GTX_CLK125 reference clock duty cycle

measured at 0.5

× LVDD1

tG125H/tG125

—

Note:

1 Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent

RGMII and RTBI timing. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being

represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

2 This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns

will be added to the associated clock signal.

3 For 10 and 100 Mbps, t

RGT scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.

4 Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long

as the minimum duty cycle is not violated and stretching occurs for no more than three tRGT of the lowest speed transitioned

between

5 This symbol represents the external EC_GTX_CLK125 and does not follow the original signal naming convention.

RX_CLK

RXD[3:0]

tMRDXKL

tMRX

tMRXH

tMRXR

tMRXF

RX_DV

RX_ER

tMRDVKH

Valid Data

MPC8378CVRALGA 数据表(PDF) 32 Page - Freescale Semiconductor, Inc

MPC8378CVRALGA 数据表(HTML) 32 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载