数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8378CVRALGA 数据表(PDF) 65 Page - Freescale Semiconductor, Inc

部件名 MPC8378CVRALGA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8378CVRALGA 数据表(HTML) 65 Page - Freescale Semiconductor, Inc

Back Button MPC8378CVRALGA Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 69Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 126 page
background image
MPC8378E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
65
PCI Express
15.2
AC Requirements for PCI Express SerDes Clocks
Table 55 lists the PCI Express SerDes clock AC requirements.
15.3
Clocking Dependencies
The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm)
of each other at all times. This is specified to allow bit rate clock sources with a ±300 ppm tolerance.
15.4
Physical Layer Specifications
Following is a summary of the specifications for the physical layer of PCI Express on this device. For
further details as well as the specifications of the transport and data link layer please use the PCI Express
Base Specification, Rev. 1.0a.
NOTE
The voltage levels of the transmitter and the receiver depend on the SerDes
control registers which should be programmed at the recommended values
for PCI Express protocol (that is, L1_nVDD = 1.0 V).
Table 55. SD_REF_CLK and SD_REF_CLK AC Requirements
Parameter
Symbol
Min
Typical
Max
Unit
Notes
REFCLK cycle time
tREF
—10
ns
REFCLK cycle-to-cycle jitter. Difference in the period of any
two adjacent REFCLK cycles.
tREFCJ
100
ps
REFCLK phase jitter peak-to-peak. Deviation in edge
location with respect to mean edge location.
tREFPJ
–50
+50
ps
SD_REF_CLK/_B cycle to cycle clock jitter (period jitter)
tCKCJ
100
ps
SD_REF_CLK/_B phase jitter peak-to-peak. Deviation in
edge location with respect to mean edge location.
tCKPJ
–50
+50
ps
2, 3
Note:
1 All options provide serial interface bit rate of 1.5 and 3.0 Gbps.
2 In a frequency band from 150 kHz to 15 MHz, at BER of 10-12.
3 Total peak-to-peak Deterministic Jitter “J
D” should be less than or equal to 50 ps.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com