数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8378CVRALGA 数据表(PDF) 9 Page - Freescale Semiconductor, Inc

部件名 MPC8378CVRALGA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8378CVRALGA 数据表(HTML) 9 Page - Freescale Semiconductor, Inc

Back Button MPC8378CVRALGA Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8378CVRALGA Datasheet HTML 13Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 126 page
background image
MPC8378E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
9
Electrical Characteristics
Figure 2 shows the undershoot and overshoot voltages at the interfaces of the device.
Figure 2. Overshoot/Undershoot Voltage for GVDD/OVDD/LVDD
2.1.3
Output Driver Characteristics
Table 4 provides information on the characteristics of the output driver strengths. The values are
preliminary estimates.
Table 4. Output Drive Capability
Driver Type 1
1
Specialized SerDes output capabilities are described in the relevant sections of these specifications (such as SGMII and
PCI Express)
Output Impedance (
Ω)
Supply Voltage
Local bus interface utilities signals
45
LBVDD = 2.5 V, 3.3 V
40
LBVDD = 1.8 V
PCI signals
25
OVDD = 3.3 V
DDR1 signal
18
GVDD = 2.5 V
DDR2 signal
18
GVDD = 1.8 V
eTSEC 10/100/1000 signals
45
LVDD = 2.5 V, 3.3 V
DUART, system control, I2C, JTAG, SPI, and USB
45
OVDD = 3.3 V
GPIO signals
45
OVDD = 3.3 V
GND
GND – 0.3 V
GND – 0.7 V
Not to Exceed 10%
G/L/OVDD + 20%
G/L/OVDD
G/L/OVDD + 5%
of tinterface1
1. Note that tinterface refers to the clock period associated with the bus clock interface.
VIH
VIL
Note:
2. Please note that with the PCI overshoot allowed (as specified above), the device does
not fully comply with the maximum AC ratings and device protection guideline outlined in
the
PCI Rev. 2.3 Specification (Section 4.2.2.3).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com