ST7713 datasheet(32/159 Pages) SITRONIX

32 / 159 page

ST7713

Ver 1.6

2008-05

9.4 Serial interface

The selection of this interface is done by IM2. See the Table 9.4.1.

Table 9.4.1 Selection of serial interface

IM2

4WSPI

Interface

Read back selection

3-line serial interface

Via the read instruction (8-bit, 24-bit and 32-bit read parameter)

4-line serial interface

Via the read instruction (8-bit, 24-bit and 32-bit read parameter)

The serial interface is either 3-lines/9-bits or 4-lines/8-bts bi-directional interface for communication between the micro

controller and the LCD driver. The 3-lines serial interface use: CSX (chip enable), SCL (serial clock) and SDA (serial data

input/output), and the 4-lines serial interface use: CSX (chip enable), D/CX (data/ command flag), SCL (serial clock) and

SDA (serial data input/output). Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no

communication is necessary.

9.4.1 Command Write Mode

The write mode of the interface means the micro controller writes commands and data to the LCD driver. 3-lines serial data

packet contains a control bit D/CX and a transmission byte. In 4-lines serial interface, data packet contains just

transmission byte and control bit D/CX is transferred by the D/CX pin. If D/CX is “low”, the transmission byte is interpreted

as a command byte. If D/CX is “high”, the transmission byte is stored in the display data RAM (memory write command), or

command register as parameter.

Any instruction can be sent in any order to the driver. The MSB is transmitted first. The serial interface is initialized when

CSX is high. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface

and indicates the start of data transmission.

Fig. 9.4.1 Serial interface data stream format

When CSX is “high”, SCL clock is ignored. During the high period of CSX the serial interface is initialized. At the falling edge

of CSX, SCL can be high or low (see Fig 9.4.2). SDA is sampled at the rising edge of SCL. D/CX indicates whether the byte

is command (D/CX=’0’) or parameter/RAM data (D/CX=’1’). D/CX is sampled when first rising edge of SCL (3-lines serial

interface) or 8th rising edge of SCL (4-lines serial interface). If CSX stays low after the last bit of command/data byte, the

serial interface expects the D/CX bit (3-lines serial interface) or D7 (4-lines serial interface) of the next byte at the next rising

edge of SCL.

ST7713 数据表(PDF) 32 Page - Sitronix Technology Co., Ltd.

ST7713 数据表(HTML) 32 Page - Sitronix Technology Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载