| 数据搜索系统,热门电子元器件搜索 |
|
ST7713 数据表(PDF) 86 Page - Sitronix Technology Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
ST7713 数据表(HTML) 86 Page - Sitronix Technology Co., Ltd. |
|
86 / 159 page ![]() ST7713 Ver 1.6 2008-05 86 9.18.3 Reset Timing Table 9.18.3.1 Reset input timing VSS=0V, VDDI=1.65V to 1.95V, VDD=2.6V to 2.9V, Ta = -30 to 70 ) ℃ Symbol Parameter Related Pins MIN TYP MAX Note Unit tRESW (*1) Reset low pulse width RESX 10 - - - us tREST (*2) Reset complete time - 120 - - - ms Note 1. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below. Note 2. It will be necessary to wait 120msec before sending next command; this is allowing time for the supply voltages and clock circuits to stabilize. Note 3. During Reset Complete Time, ID2 and VCOMOF value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 120ms after a rising edge of RESX. Note 4. Spike Rejection also applies during a valid reset pulse as shown below: |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |