ST7713 datasheet(24/159 Pages) SITRONIX

24 / 159 page

ST7713

Ver 1.6

2008-05

8.3 Serial interface characteristics (3-line serial)

Fig. 8.3.1 3-line serial interface timing

Signal

Symbol

Parameter

Min

Max

Unit

Description

TCSS

Chip select setup time

TCSH

Chip select hold time

TCSS

Chip select setup time

TSCC

Chip select hold time

CSX

TCHW

Chip select “H” pulse width

TSCYCW

Serial clock cycle (Write)

TSHW

SCL “H” pulse width (Write)

TSLW

SCL “L” pulse width (Write)

TSCYCR

Serial clock cycle (Read)

150

TSHR

SCL “H” pulse width (Read)

SCL

TSLR

SCL “L” pulse width (Read)

TSDS

Data setup time

TSDH

Data hold time

TACC

Access time

SDA

(DIN)

(DOUT)

TOH

Output disable time

For maximum CL=30pF

For minimum CL=8pF

Table 8.3: 3-line Serial Interface Characteristics

Note 1: VDDI=1.6 to 3.3V, VDD=2.5 to 3.3V, AGND=DGND=0V, Ta=-30 to 70℃

Note 2: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are

specified as 30% and 70% of VDDI for Input signals.

ST7713 数据表(PDF) 24 Page - Sitronix Technology Co., Ltd.

ST7713 数据表(HTML) 24 Page - Sitronix Technology Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载