HT82K75R datasheet(19/66 Pages) HOLTEK

19 / 66 page

HT82M75R/HT82M75RE

HT82K75R/HT82K75RE

Rev. 1.10

June 11, 2010

registers control the full operation of the Timer/Event

Counter. Before the timer can be used, it is essential

that the TMRC register is fully programmed with the

right data to ensure its correct operation, a process that

is normally carried out during program initialisation.

To choose which of the three modes the timer is to oper-

ate in, the timer mode, the event counting mode or the

pulse width measurement mode, bits TM0 and TM1

must be set to the required logic levels. The timer-on bit

TON or bit 4 of the TMRC register provides the basic

on/off control of the timer, setting the bit high allows the

counter to run, clearing the bit stops the counter. If the

timer is in the event count or pulse width measurement

mode the active transition edge level type is selected by

the logic level of the TE or bit 3 of the TMRC register.

Configuring the Timer Mode

In this mode, the timer can be utilised to measure fixed

time intervals, providing an internal interrupt signal each

time the counter overflows. To operate in this mode, bits

TM1 and TM0 of the TMRC register must be set to 1 and

0 respectively. In this mode, the internal clock is used as

the timer clock. The timer-on bit, TON, must be set high

to enable the timer to run. Each time an internal clock

high to low transition occurs, the timer increments by

one. When the timer is full and overflows, the timer will

be reset to the value already loaded into the preload reg-

ister and continue counting. If the timer interrupt is en-

abled, an interrupt signal will also be generated. The

timer interrupt can be disabled by ensuring that the ETI

bit in the INTC register is cleared to zero.

T i m e r / E v e n t C o u n t e r C o n t r o l R e g i s t e r

b 7

T E

T O N

T M 0

T M 1

b 0

T o e n a b l e o r d i s a b l e t i m e r c o u n t i n g

1 : e n a b l e

0 : d i s a b l e

O p e r a t i n g m o d e s e l e c t

T M 1

T M 0

n o m o d e a v a i l a b l e

e v e n t c o u n t e r m o d e ( e x t e r n a l c l o c k )

t i m e r m o d e ( i n t e r n a l c l o c k )

p u l s e w i d t h m e a s u r e m e n t m o d e

T o d e f i n e t h e a c t i v e e d g e o f T M R p i n i n p u t s i g n a l

1 : a c t i v e o n h i g h t o l o w

0 : a c t i v e o n l o w t o h i g h

N o t i m p l e m e n t e d , r e a d a s " 0 "

Timer/Event Counter Control Register

I n c r e m e n t

T i m e r C o u n t e r

f S Y S / 4

T i m e r + 1

T i m e r + 2

T i m e r + N

T i m e r + N + 1

Timer Mode Timing Chart

T E

T M R

1 6 - B i t

P r e l o a d R e g i s t e r

D a t a B u s

R e l o a d

O v e r f l o w t o I n t e r r u p t

L o w B y t e

B u f f e r

H i g h B y t e

L o w B y t e

1 6 - B i t T i m e r / E v e n t C o u n t e r

T O N

T i m e r / E v e n t C o u n t e r

M o d e C o n t r o l

T M 1 T M 0

f S Y S / 4

16-bit Timer/Event Counter Structure

HT82K75R 数据表(PDF) 19 Page - Holtek Semiconductor Inc

HT82K75R 数据表(HTML) 19 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载