HT82K75R datasheet(23/66 Pages) HOLTEK

23 / 66 page

HT82M75R/HT82M75RE

HT82K75R/HT82K75RE

Rev. 1.10

June 11, 2010

Timer/Event Counter Interrupt

For a Timer/Event Counter interrupt to occur, the global

interrupt enable bit, EMI, and its corresponding timer in-

terrupt enable bit, ETI, must first be set. An actual

Timer/Event Counter interrupt will take place when the

Timer/Event Counter request flag, TF, is set, a situation

that will occur when the Timer/Event Counter overflows.

When the interrupt is enabled, the stack is not full and a

Timer/Event Counter overflow occurs, a subroutine call

to the timer interrupt vector at location 08H, will take

place. When the interrupt is serviced, the timer interrupt

request flag, TF, will be automatically reset and the EMI

bit will be automatically cleared to disable other inter-

rupts.

Programming Considerations

By disabling the interrupt enable bit, the requested inter-

rupt can be prevented from being serviced, however,

once an interrupt request flag is set, it will remain in this

condition in the interrupt control register until the corre-

sponding interrupt is serviced or until the request flag is

cleared by a software instruction.

It is recommended that programs do not use the

²CALL

subroutine

² instruction within the interrupt subroutine.

Interrupts often occur in an unpredictable manner or

need to be serviced immediately in some applications. If

only one stack is left and the interrupt is not well con-

trolled, the original control sequence will be damaged

once a

²CALL subroutine² is executed in the interrupt

subroutine.

All of these interrupts have the capability of waking up

the processor when in the Power Down Mode.

Only the Program Counter is pushed onto the stack. If

the contents of the accumulator or status register are al-

tered by the interrupt service program, which may cor-

rupt the desired control sequence, then the contents

should be saved in advance.

A u t o m a t i c a l l y C l e a r e d b y I S R

M a n u a l l y S e t o r C l e a r e d b y S o f t w a r e

T i m e r / E v e n t C o u n t e r O v e r f l o w

I n t e r r u p t R e q u e s t F l a g T F

E S I I

E T 0 I

P r i o r i t y

I n t e r r u p t

P o l l i n g

H i g h

L o w

A u t o m a t i c a l l y D i s a b l e d b y I S R

C a n b e E n a b l e d M a n u a l l y

S e r i a l I n t e r f a c e I n t e r r u p t

R e q u e s t F l a g S I F

E x t e r n a l I n t e r r u p t

R e q u e s t F l a g E I F

E E I

Interrupt Structure

I N T C R e g i s t e r

b 7

b 0

E T I

E M I

T F

E I F

S I F

E E I

E S I I

M a s t e r I n t e r r u p t G l o b a l E n a b l e

1 : g l o b a l e n a b l e

0 : g l o b a l d i s a b l e

C o n t r o l S e r i a l i n t e r f a c e i n t e r r u p t

1 : e n a b l e

0 : d i s a b l e

T i m e r / E v e n t C o u n t e r I n t e r r u p t E n a b l e

1 : e n a b l e

0 : d i s a b l e

C o n t r o l T h e e x t e r n a l I n t e r r u p t

1 : e n a b l e

0 : d i s a b l e

S e r i a l I n t e r f a c e I n t e r r u p t R e q u e s t F l a g

1 : a c t i v e

0 : i n a c t i v e

T i m e r / E v e n t C o u n t e r I n t e r r u p t R e q u e s t F l a g

1 : a c t i v e

0 : i n a c t i v e

E x t e r n a l I n t e r r u p t R e q u i t F l a g

1 : a c t i v e

0 : i n a c t i v e

N o i m p l e m e n t e d , r e a d a s " 0 "

Interrupt Control Register

HT82K75R 数据表(PDF) 23 Page - Holtek Semiconductor Inc

HT82K75R 数据表(HTML) 23 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载

链接网址

HT82K75R 数据表(PDF) 23 Page - Holtek Semiconductor Inc

HT82K75R 数据表(HTML) 23 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表 下载

链接网址

数据表下载