PSD813F2V datasheet(79/109 Pages) STMICROELECTRONICS

79 / 109 page

Obsolete

Product(s)

- Obsolete

Product(s)

79/109

PSD813F2V, PSD854F2V

Doc ID 10552 Rev 3

Note: 1. Reset (RESET) has hysteresis. VIL1 is valid at or below 0.2VCC –0.1. VIH1 is valid at or above 0.8VCC.

2. CSI deselected or internal PD is active.

3. PLD is in non-Turbo mode, and none of the inputs are switching.

4. Please see Figure 36., page 72 for the PLD current calculation.

5. IOUT = 0mA

Figure 40. Input to Output Disable / Enable

VHYS

Reset Pin Hysteresis

0.3

VLKO

VCC (min) for Flash Erase and

Program

1.5

2.2

VOL

Output Low Voltage

IOL = 20µA, VCC = 3.0 V

0.01

0.1

IOL = 4mA, VCC = 3.0 V

0.15

0.45

VOH

Output High Voltage

IOH = –20µA, VCC = 3.0 V

2.9

2.99

IOH = –1mA, VCC = 3.0 V

2.7

2.8

ILI

Input Leakage Current

VSS < VIN < VCC

–1

±0.1

µA

ILO

Output Leakage Current

0.45 < VIN < VCC

–10

±5

µA

ICC (DC)

(Note 5)

Operating

Supply

Current

PLD Only

PLD_TURBO = Off,

f = 0 MHz (Note 3)

µA/PT

PLD_TURBO = On,

f = 0 MHz

200

400

µA/PT

Flash memory

During Flash memory

WRITE/Erase Only

Read only, f = 0 MHz

SRAM

f = 0 MHz

ICC (AC)

(Note 5)

PLD AC Adder

note 4

Flash memory AC Adder

1.5

2.0

mA/

MHz

SRAM AC Adder

0.8

1.5

mA/

MHz

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

tER

tEA

INPUT

INPUT TO

OUTPUT

ENABLE/DISABLE

AI02863

PSD813F2V 数据表(PDF) 79 Page - STMicroelectronics

PSD813F2V 数据表(HTML) 79 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载