数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PSD813F2V 数据表(PDF) 98 Page - STMicroelectronics

部件名 PSD813F2V
功能描述  Flash in-system programmable (ISP) peripherals for 8-bit MCUs, 3.3 V
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PSD813F2V 数据表(HTML) 98 Page - STMicroelectronics

Back Button PSD813F2V Datasheet HTML 94Page - STMicroelectronics PSD813F2V Datasheet HTML 95Page - STMicroelectronics PSD813F2V Datasheet HTML 96Page - STMicroelectronics PSD813F2V Datasheet HTML 97Page - STMicroelectronics PSD813F2V Datasheet HTML 98Page - STMicroelectronics PSD813F2V Datasheet HTML 99Page - STMicroelectronics PSD813F2V Datasheet HTML 100Page - STMicroelectronics PSD813F2V Datasheet HTML 101Page - STMicroelectronics PSD813F2V Datasheet HTML 102Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 109 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
PSD813F2V, PSD854F2V
98/109
Doc ID 10552 Rev 3
Table 68. ISC Timing (3V devices)
Note: 1. For non-PLD Programming, Erase or in ISC by-pass mode.
2. For Program or Erase PLD only.
Table 69. Power-down Timing (5V devices)
Note: 1. tCLCL is the period of CLKIN (PD1).
Table 70. Power-down Timing (3V devices)
Note: 1. tCLCL is the period of CLKIN (PD1).
Symbol
Parameter
Conditions
-12
-15
-20
Unit
MinMax
MinMax
MinMax
tISCCF
Clock (TCK, PC1) Frequency (except for
PLD)
(Note 1)
12
10
9
MHz
tISCCH
Clock (TCK, PC1) High Time (except for
PLD)
(Note 1)
40
45
51
ns
tISCCL
Clock (TCK, PC1) Low Time (except for
PLD)
(Note 1)
40
45
51
ns
tISCCFP
Clock (TCK, PC1) Frequency (PLD only)
(Note 2)
222
MHz
tISCCHP
Clock (TCK, PC1) High Time (PLD only)
(Note 2)
240
240
240
ns
tISCCLP
Clock (TCK, PC1) Low Time (PLD only)
(Note 2)
240
240
240
ns
tISCPSU
ISC Port Set Up Time
12
13
15
ns
tISCPH
ISC Port Hold Up Time
5
5
5
ns
tISCPCO
ISC Port Clock to Output
30
36
40
ns
tISCPZV
ISC Port High-Impedance to Valid Output
30
36
40
ns
tISCPVZ
ISC Port Valid Output to
High-Impedance
30
36
40
ns
Symbol
Parameter
Conditions
-70
-90
-15
Unit
MinMax
MinMax
MinMax
tLVDV
ALE Access Time from Power-down
80
90
150
ns
tCLWH
Maximum Delay from
APD Enable to Internal PDN Valid
Signal
Using CLKIN
(PD1)
15 * tCLCL
1
µs
Symbol
Parameter
Conditions
-12
-15
-20
Unit
MinMax
MinMax
MinMax
tLVDV
ALE Access Time from Power-down
145
150
200
ns
tCLWH
Maximum Delay from APD Enable to
Internal PDN Valid Signal
Using CLKIN
(PD1)
15 * tCLCL
1
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com