| 数据搜索系统,热门电子元器件搜索 |
|
MPC8343ECVRADDB 数据表(PDF) 37 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8343ECVRADDB 数据表(HTML) 37 Page - Freescale Semiconductor, Inc |
|
37 / 79 page ![]() MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10 Freescale Semiconductor 37 JTAG 11.2 JTAG AC Timing Specifications This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8343EA. Table 37 provides the JTAG AC timing specifications as defined in Figure 23 through Figure 26. Output low voltage VOL IOL = 8.0 mA — 0.5 V Output low voltage VOL IOL = 3.2 mA — 0.4 V Table 37. JTAG AC Timing Specifications (Independent of CLKIN)1 At recommended operating conditions (see Table 2). Parameter Symbol2 Min Max Unit Notes JTAG external clock frequency of operation fJTG 033.3 MHz — JTAG external clock cycle time t JTG 30 — ns — JTAG external clock pulse width measured at 1.4 V tJTKHKL 15 — ns — JTAG external clock rise and fall times tJTGR, tJTGF 02 ns — TRST assert time tTRST 25 — ns 3 Input setup times: Boundary-scan data TMS, TDI tJTDVKH tJTIVKH 4 4 — — ns 4 Input hold times: Boundary-scan data TMS, TDI tJTDXKH tJTIXKH 10 10 — — ns 4 Valid times: Boundary-scan data TDO tJTKLDV tJTKLOV 2 2 11 11 ns 5 Output hold times: Boundary-scan data TDO tJTKLDX tJTKLOX 2 2 — — ns 5 Table 36. JTAG Interface DC Electrical Characteristics (continued) Parameter Symbol Condition Min Max Unit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |