数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8343ECVRADDB 数据表(PDF) 9 Page - Freescale Semiconductor, Inc

部件名 MPC8343ECVRADDB
功能描述  MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8343ECVRADDB 数据表(HTML) 9 Page - Freescale Semiconductor, Inc

Back Button MPC8343ECVRADDB Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 13Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 79 page
background image
MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
9
Electrical Characteristics
Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8343EA for the
3.3-V signals, respectively.
Figure 3. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling
2.1.3
Output Driver Characteristics
Table 3 provides information on the characteristics of the output driver strengths. The values are
preliminary estimates.
2.2
Power Sequencing
The device does not require the core supply voltage and I/O supply voltages to be applied in any particular
order. Note that during the power ramp up, before the power supplies are stable, there may be a period of
time that I/O pins are actively driven. After the power is stable, as long as PORESET is asserted, most I/O
pins are three-stated. To minimize the time that I/O pins are actively driven, it is recommended to apply
core voltage before I/O voltage and assert PORESET before the power supplies fully ramp up.
Table 3. Output Drive Capability
Driver Type
Output Impedance
(
Ω)
Supply
Voltage
Local bus interface utilities signals
40
OVDD = 3.3 V
PCI signals (not including PCI output clocks)
25
PCI output clocks (including PCI_SYNC_OUT)
40
DDR signal
18
GVDD = 2.5 V
DDR2 signal
18
36 (half strength mode)
GVDD = 1.8 V
TSEC/10/100 signals
40
LVDD = 2.5/3.3 V
DUART, system control, I2C, JTAG, USB
40
OVDD = 3.3 V
GPIO signals
40
OVDD = 3.3 V,
LVDD = 2.5/3.3 V
Undervoltage
Waveform
Overvoltage
Waveform
11 ns
(Min)
+7.1 V
7.1 V p-to-p
(Min)
4 ns
(Max)
–3.5 V
7.1 V p-to-p
(Min)
62.5 ns
+3.6 V
0 V
4 ns
(Max)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com