MPC8343ECVRADDB datasheet(20/79 Pages) FREESCALE

部件名	MPC8343ECVRADDB

功能描述	MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications

PDF	79 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

20 / 79 page

MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Freescale Semiconductor

DUART

Figure 6 shows the DDR SDRAM output timing diagram.

Figure 6. DDR SDRAM Output Timing Diagram

Figure 7 provides the AC test load for the DDR bus.

Figure 7. DDR AC Test Load

7DUART

This section describes the DC and AC electrical specifications for the DUART interface of the

MPC8343EA.

7.1

DUART DC Electrical Characteristics

Table 21 provides the DC electrical characteristics for the DUART interface of the MPC8343EA.

Table 21. DUART DC Electrical Characteristics

Parameter

Symbol

Min

Max

Unit

High-level input voltage

VIH

2OVDD + 0.3

Low-level input voltage

VIL

–0.3

0.8

Input current (0.8 V

≤ V

IN ≤ 2 V)

IIN

—±5

μA

ADDR/CMD/MODT

tDDKHMH

tDDKLDS

tDDKHDS

MDQ[x]

MDQS[n]

MCK[n]

tMCK

tDDKLDX

tDDKHDX

tDDKHAX,tDDKHCX

Write A0

NOOP

tDDKHMP

tDDKHAS,tDDKHCS

tDDKHME

Output

Z0 = 50 Ω

RL = 50 Ω

GVDD/2

MPC8343ECVRADDB 数据表(PDF) 20 Page - Freescale Semiconductor, Inc

MPC8343ECVRADDB 数据表(HTML) 20 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载