数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8343ECVRADDB 数据表(PDF) 47 Page - Freescale Semiconductor, Inc

部件名 MPC8343ECVRADDB
功能描述  MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8343ECVRADDB 数据表(HTML) 47 Page - Freescale Semiconductor, Inc

Back Button MPC8343ECVRADDB Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC8343ECVRADDB Datasheet HTML 51Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 79 page
background image
MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
47
SPI
17.2
SPI AC Timing Specifications
Table 50 provides the SPI input and output AC timing specifications.
Figure 32 provides the AC test load for the SPI.
Figure 32. SPI AC Test Load
Input current
IIN
——
±5
μA
Output high voltage
VOH
IOH = –8.0 mA
2.4
V
Output low voltage
VOL
IOL = 8.0 mA
0.5
V
Output low voltage
VOL
IOL = 3.2 mA
0.4
V
Table 50. SPI AC Timing Specifications1
Parameter
Symbol2
Min
Max
Unit
SPI outputs valid—Master mode (internal clock) delay
tNIKHOV
—6
ns
SPI outputs hold—Master mode (internal clock) delay
tNIKHOX
0.5
ns
SPI outputs valid—Slave mode (external clock) delay
tNEKHOV
—8
ns
SPI outputs hold—Slave mode (external clock) delay
tNEKHOX
2—
ns
SPI inputs—Master mode (internal clock input setup time
tNIIVKH
4—
ns
SPI inputs—Master mode (internal clock input hold time
tNIIXKH
0—
ns
SPI inputs—Slave mode (external clock) input setup time
tNEIVKH
4—
ns
SPI inputs—Slave mode (external clock) input hold time
tNEIXKH
2—
ns
Notes:
1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal.
Timings are measured at the pin.
2. The symbols for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for inputs
and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tNIKHOX symbolizes the internal timing
(NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
Table 49. SPI DC Electrical Characteristics (continued)
Parameter
Symbol
Condition
Min
Max
Unit
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com