数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8343VRAGDB 数据表(PDF) 59 Page - Freescale Semiconductor, Inc

部件名 MPC8343VRAGDB
功能描述  MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8343VRAGDB 数据表(HTML) 59 Page - Freescale Semiconductor, Inc

Back Button MPC8343VRAGDB Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC8343VRAGDB Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8343VRAGDB Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8343VRAGDB Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8343VRAGDB Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC8343VRAGDB Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC8343VRAGDB Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC8343VRAGDB Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC8343VRAGDB Datasheet HTML 63Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 79 page
background image
MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
59
Clocking
19 Clocking
Figure 36 shows the internal distribution of the clocks.
Figure 36. MPC8343EA Clock Subsystem
The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device
is configured in PCI host or PCI agent mode. When the MPC8343EA is configured as a PCI host device,
CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (
÷2) and the multiplexors for
PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether
CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICDn] parameters select
whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals.
PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to
synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN,
with equal delay to all PCI agent devices in the system, to allow the MPC8343EA to function. When the
device is configured as a PCI agent device, PCI_CLK is the primary input clock and the CLKIN signal
should be tied to GND.
Core PLL
System PLL
DDR
LBIU
LSYNC_IN
LSYNC_OUT
LCLK[0:2]
MCK[0:3]
MCK[0:3]
core_clk
e300 Core
csb_clk to Rest
CLKIN
csb_clk
MPC8343EA
4
4
DDR
Memory
Local Bus
PCI_CLK_OUT[0:4]
PCI_SYNC_OUT
PCI_CLK/
Clock
Unit
of the Device
ddr_clk
lbiu_clk
CFG_CLKIN_DIV
PCI Clock
PCI_SYNC_IN
Device
Memory
Device
/n
To Local Bus
Memory
Controller
To DDR
Memory
Controller
DLL
Clock
Div
/2
Divider
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com