| 数据搜索系统,热门电子元器件搜索 |
|
MPC8343VRAGDB 数据表(PDF) 16 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8343VRAGDB 数据表(HTML) 16 Page - Freescale Semiconductor, Inc |
|
16 / 79 page ![]() MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10 16 Freescale Semiconductor DDR and DDR2 SDRAM Table 15 provides the DDR capacitance when GVDD(typ) = 2.5 V. Table 16 provides the current draw characteristics for MVREF. 6.2 DDR and DDR2 SDRAM AC Electrical Characteristics This section provides the AC electrical characteristics for the DDR and DDR2 SDRAM interface. 6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications Table 17 provides the input AC timing specifications for the DDR2 SDRAM when GVDD(typ) = 1.8 V. Output low current (VOUT = 0.35 V) IOL 15.2 — mA — Notes: 1. GVDD is expected to be within 50 mV of the DRAM GVDD at all times. 2. MVREF is expected to be equal to 0.5 × GVDD, and to track GVDD DC variations as measured at the receiver. Peak-to-peak noise on MVREF may not exceed ±2% of the DC value. 3. VTT is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MVREF. This rail should track variations in the DC level of MVREF. 4. Output leakage is measured with all outputs disabled, 0 V ≤ V OUT ≤ GVDD. Table 15. DDR SDRAM Capacitance for GVDD(typ) = 2.5 V Parameter/Condition Symbol Min Max Unit Notes Input/output capacitance: DQ, DQS CIO 68 pF 1 Delta input/output capacitance: DQ, DQS CDIO —0.5 pF 1 Note: 1. This parameter is sampled. GVDD = 2.5 V ± 0.125 V, f = 1 MHz, TA = 25°C, VOUT = GVDD/2, VOUT (peak-to-peak) = 0.2 V. Table 16. Current Draw Characteristics for MVREF Parameter/Condition Symbol Min Max Unit Note Current draw for MVREF IMVREF —500 μA1 Note: 1. The voltage regulator for MVREF must supply up to 500 μA current. Table 17. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface At recommended operating conditions with GVDD of 1.8 ± 5%. Parameter Symbol Min Max Unit Notes AC input low voltage VIL —MVREF – 0.25 V — AC input high voltage VIH MVREF + 0.25 — V — Table 14. DDR SDRAM DC Electrical Characteristics for GVDD(typ) = 2.5 V |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |