| 数据搜索系统,热门电子元器件搜索 |
|
MPC8572ECVTATLD 数据表(PDF) 76 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8572ECVTATLD 数据表(HTML) 76 Page - Freescale Semiconductor, Inc |
|
76 / 140 page ![]() MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4 76 Freescale Semiconductor High-Speed Serial Interfaces (HSSI) Figure 46. Differential Reference Clock Input DC Requirements (External AC-Coupled) Figure 47. Single-Ended Reference Clock Input DC Requirements 15.2.3 Interfacing With Other Differential Signaling Levels • With on-chip termination to SGND_SRDSn (xcorevss), the differential reference clocks inputs are HCSL (High-Speed Current Steering Logic) compatible DC-coupled. • Many other low voltage differential type outputs like LVDS (Low Voltage Differential Signaling) can be used but may need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled connection. • LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output first, then followed with series attenuation resistor to reduce the amplitude, additionally to AC-coupling. SD n_REF_CLK SD n_REF_CLK Vcm 200 mV < Input Amplitude or Differential Peak < 800 mV Vmax < Vcm + 400 mV Vmin > Vcm – 400 mV SD n_REF_CLK SD n_REF_CLK 400 mV < SDn_REF_CLK Input Amplitude < 800 mV 0V |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |