数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8572ECVTATLD 数据表(PDF) 94 Page - Freescale Semiconductor, Inc

部件名 MPC8572ECVTATLD
功能描述  MPC8572E PowerQUICC III Integrated Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8572ECVTATLD 数据表(HTML) 94 Page - Freescale Semiconductor, Inc

Back Button MPC8572ECVTATLD Datasheet HTML 90Page - Freescale Semiconductor, Inc MPC8572ECVTATLD Datasheet HTML 91Page - Freescale Semiconductor, Inc MPC8572ECVTATLD Datasheet HTML 92Page - Freescale Semiconductor, Inc MPC8572ECVTATLD Datasheet HTML 93Page - Freescale Semiconductor, Inc MPC8572ECVTATLD Datasheet HTML 94Page - Freescale Semiconductor, Inc MPC8572ECVTATLD Datasheet HTML 95Page - Freescale Semiconductor, Inc MPC8572ECVTATLD Datasheet HTML 96Page - Freescale Semiconductor, Inc MPC8572ECVTATLD Datasheet HTML 97Page - Freescale Semiconductor, Inc MPC8572ECVTATLD Datasheet HTML 98Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 140 page
background image
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4
94
Freescale Semiconductor
Serial RapidIO
For each baud rate at which an LP-Serial transmitter is specified to operate, the output eye pattern of the
transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown
in Figure 58 with the parameters specified in Figure 70 when measured at the output pins of the device and
the device is driving a 100
Ω +/–5% differential resistive load. The output eye pattern of an LP-Serial
transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol interference) need
only comply with the Transmitter Output Compliance Mask when pre-emphasis is disabled or minimized.
Table 68. Long Run Transmitter AC Timing Specifications—2.5 GBaud
Characteristic
Symbol
Range
Unit
Notes
Min
Max
Output Voltage,
VO
–0.40
2.30
Volts
Voltage relative to COMMON of
either signal comprising a
differential pair
Differential Output Voltage
VDIFFPP
800
1600
mV p-p
Deterministic Jitter
JD
0.17
UI p-p
Total Jitter
JT
0.35
UI p-p
Multiple output skew
SMO
1000
ps
Skew at the transmitter output
between lanes of a multilane
link
Unit Interval
UI
400
400
ps
+/- 100 ppm
Table 69. Long Run Transmitter AC Timing Specifications—3.125 GBaud
Characteristic
Symbol
Range
Unit
Notes
Min
Max
Output Voltage,
VO
–0.40
2.30
Volts
Voltage relative to COMMON of
either signal comprising a
differential pair
Differential Output Voltage
VDIFFPP
800
1600
mV p-p
Deterministic Jitter
JD
0.17
UI p-p
Total Jitter
JT
0.35
UI p-p
Multiple output skew
SMO
1000
ps
Skew at the transmitter output
between lanes of a multilane
link
Unit Interval
UI
320
320
ps
+/- 100 ppm



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com