MPC8572ECVTATLD datasheet(116/140 Pages) FREESCALE

116 / 140 page

MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4

116

Freescale Semiconductor

Package Description

N/C

No Connection

A16, A20, B16, B17,

B19, B20, C17, C18,

C19, D28, R31, T17,

V23, W23, Y22, Y23,

Y24, AA24, AB24,

AC24, AC26, AC27,

AC29, AD31, AE29,

AJ25, AK28, AL31,

AM21

——

Note:

1. All multiplexed signals are listed only once and do not re-occur. For example, LCS5/DMA_REQ2 is listed only once in the

local bus controller section, and is not mentioned in the DMA section even though the pin also functions as DMA_REQ2.

2. Recommend a weak pull-up resistor (2–10 K

Ω) be placed on this pin to OVDD.

4. This pin is an open drain signal.

5. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the

reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kO pull-down resistor. However, if the

signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at

reset, then a pullup or active driver is needed.

6. Treat these pins as no connects (NC) unless using debug address functionality.

7. The value of LA[29:31] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-k

Ω pull-up or pull-down

resistors. See Section 19.2, “CCB/SYSCLK PLL Ratio.”

8. The value of LALE, LGPL2 and LBCTL at reset set the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-k

pull-up or pull-down resistors. See the Section 19.3, “e500 Core PLL Ratio.”

9. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or

because it has other manufacturing test functions. This pin therefore be described as an I/O for boundary scan.

10. If this pin is configured for local bus controller usage, recommend a weak pull-up resistor (2-10 K

Ω) be placed on this pin to

BVDD, to ensure no random chip select assertion due to possible noise and so on.

11. This output is actively driven during reset rather than being three-stated during reset.

12. These JTAG pins have weak internal pull-up P-FETs that are always enabled.

13. These pins are connected to the VDD/GND planes internally and may be used by the core power supply to improve tracking

and regulation.

14. Internal thermally sensitive diode.

15. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state

during reset.

16. This pin is only an output in FIFO mode when used as Rx Flow Control.

17. Do not connect.

18. These are test signals for factory use only and must be pulled up (100

Ω - 1 KΩ) to OVDD for normal machine operation.

19. Independent supplies derived from board VDD.

20. Recommend a pull-up resistor (~1 K

Ω) be placed on this pin to OVDD.

21. The following pins must NOT be pulled down during power-on reset: DMA1_DACK[0:1], EC5_MDC, HRESET_REQ,

TRIG_OUT/READY_P0/QUIESCE, MSRCID[2:4], MDVAL, ASLEEP.

22. This pin requires an external 4.7-k

Ω pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is

actively driven.

23. This pin is only an output in eTSEC3 FIFO mode when used as Rx flow control.

24. TSEC2_TXD[1] is used as cfg_dram_type. IT MUST BE VALID AT POWER-UP, EVEN BEFORE HRESET ASSERTION.

Table 75. MPC8572E Pinout Listing (continued)

Signal

Signal Name

Package Pin Number

Pin Type

Power

Supply

Notes

MPC8572ECVTATLD 数据表(PDF) 116 Page - Freescale Semiconductor, Inc

MPC8572ECVTATLD 数据表(HTML) 116 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载