ADE7816 datasheet(35/48 Pages) AD

35 / 48 page

Data Sheet

ADE7816

Rev. 0 | Page 35 of 48

Table 11 lists the time that is required to execute an HSDC data transfer for all HSDC_CFG register settings.

Table 11. Communication Times for Various HSDC Settings

HXFER[1:0]

HGAP

HSIZE1

HCLK

Communication Time (μs)

N/A

33.25

66.5

51.625

103.25

1 N/A means not applicable.

HSCLK

HSD

HSA

IAWV/IDWV (32)

VWV (32)

IBWV/IEWV (32)

0000000 (32)

Figure 44. HSDC Communication for HGAP = 0, HXFER[1:0] = 01, and HSAPOL = 0; HSIZE Is Irrelevant

HSCLK

HSD

HSA

IAWV/IDWV (32)

7 HSCLK CYCLES

VWV (32)

IBWV/IEWV (32)

7 HSCLK CYCLES

00000000 (32)

Figure 45. HSDC Communication for HSIZE = 0, HGAP = 1, HXFER[1:0] = 01, and HSAPOL = 0

HSCLK

HSD

HSA

IAWV/IDWV (BYTE 3)

7 HSCLK CYCLES

IAWV/IDWV (BYTE 2)

IAWV/IDWV (BYTE 1)

00 (BYTE 0)

7 HSCLK CYCLES

Figure 46. HSDC Communication for HSIZE = 1, HGAP = 1, HXFER[1:0] = 01, and HSAPOL = 0

ADE7816 数据表(PDF) 35 Page - Analog Devices

ADE7816 数据表(HTML) 35 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载

链接网址

ADE7816 数据表(PDF) 35 Page - Analog Devices

ADE7816 数据表(HTML) 35 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表 下载

链接网址

数据表下载