数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1853ACPZ-R7 数据表(PDF) 16 Page - Analog Devices

部件名 ADP1853ACPZ-R7
功能描述  Synchronous, Step-Down DC-to-DC Controller
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1853ACPZ-R7 数据表(HTML) 16 Page - Analog Devices

Back Button ADP1853ACPZ-R7 Datasheet HTML 12Page - Analog Devices ADP1853ACPZ-R7 Datasheet HTML 13Page - Analog Devices ADP1853ACPZ-R7 Datasheet HTML 14Page - Analog Devices ADP1853ACPZ-R7 Datasheet HTML 15Page - Analog Devices ADP1853ACPZ-R7 Datasheet HTML 16Page - Analog Devices ADP1853ACPZ-R7 Datasheet HTML 17Page - Analog Devices ADP1853ACPZ-R7 Datasheet HTML 18Page - Analog Devices ADP1853ACPZ-R7 Datasheet HTML 19Page - Analog Devices ADP1853ACPZ-R7 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 28 page
background image
ADP1853
Data Sheet
Rev. 0 | Page 16 of 28
THERMAL OVERLOAD PROTECTION
The ADP1853 has an internal temperature sensor that senses
the junction temperature of the chip. When the junction
temperature of the ADP1853 reaches approximately 155°C, the
ADP1853 goes into thermal shutdown, the converter is turned
off, and SS discharges toward zero through an internal 3 kΩ
resistor. At the same time, VCCO discharges to zero. When
the junction temperature drops below 135°C, the ADP1853
resumes normal operation after the soft start sequence.
INTERLEAVED DUAL-PHASE OPERATION
Two ADP1853 controllers can be configured to design a
dual-phase, interleaved, step-down, switching dc-to-dc
regulators. In dual-phase operation, the two outputs of the
switching regulators are tied together and can source more
than 50 A of output current depending on the selection of
the power components. See Figure 24 for a configuration of a
typical dual-phase application circuit. Note that only one error
amplifier, in the master ADP1853, works; the error amplifier in
the slave ADP1853 output is turned to tristate by tying FB to
VCCO. The CLKOUT signal from the master is connected to
the SYNC input of the slave controller; the SS signals of the
master and slave are tied together; COMP of the slave must be
tied to COMP of the master; and PGOOD of the slave must be
tied to PGOOD of the master.
Figure 24. Dual-Phase Application
VIN
M2
M1
FB
SW
PGND
VIN
L1
DH
BST
DL
RCSG
RRAMP
RAMP
PGOOD
SYNC
TRK
SS
ILIM
EN
COMP
CLKOUT
FREQ
VCCO
VOUT
ADP1853
CS
AGND
MASTER
VIN
M4
M3
FB
SW
PGND
VIN
L2
DH
BST
DL
RCSG
RRAMP
RAMP
PGOOD
SYNC
TRK
SS
ILIM
EN
COMP
CLKOUT
FREQ
VCCO
ADP1853
CS
AGND
SLAVE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com