数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC667201MMG3 数据表(PDF) 49 Page - Freescale Semiconductor, Inc

部件名 SC667201MMG3
功能描述  Qorivva MPC5642A Microcontroller
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

SC667201MMG3 数据表(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button SC667201MMG3 Datasheet HTML 45Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 46Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 47Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 48Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 49Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 50Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 51Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 52Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 120 page
background image
MPC5642A Microcontroller Data Sheet, Rev. 3.1
Freescale Semiconductor
49
Pinout and signal description
2.5
Signal details
Table 4. Pad types
Pad Type
Name
I/O Voltage Range
Slow
pad_ssr_hv
3.0V - 5.5 V
Medium
pad_msr_hv
3.0 V - 5.5 V
Fast
pad_fc
3.0 V - 3.6 V
MultiV1,2
1 Multivoltage pads are automatically configured in low swing mode when a JTAG or Nexus function
is selected, otherwise they are high swing.
2 VDDEH7 supply cannot be below 4.5 V when in low-swing mode.
pad_multv_hv
3.0 V - 5.5 V (high swing mode)
3.0 V - 3.6 V (low swing mode)
Analog
pad_ae_hv
0.0 - 5.5 V
LVDS
pad_lo_lv
Table 5. Signal details
Signal
Module or function
Description
CLKOUT
Clock Generation
MPC5642A clock output for the calibration bus interface
ENGCLK
Clock Generation
Clock for external ASIC devices
EXTAL
Clock Generation
Input pin for an external crystal oscillator or an external clock
source based on the value driven on the PLLREF pin at reset
PLLREF
Clock Generation
Reset/Configuration
PLLREF is used to select whether the oscillator operates in
xtal mode or external reference mode from reset. PLLREF = 0
selects external reference mode. On the 324 TEPBGA
package, PLLREF is bonded to the ball used for PLLCFG[0]
for compatibility with MPC55xx devices.
For the 176-pin QFP and 208-ball BGA packages:
0: External reference clock is selected
1: XTAL oscillator mode is selected
For the 324-ball BGA package:
If RSTCFG is 0:
0: External reference clock is selected
1: XTAL oscillator mode is selected
If RSTCFG is 1, XTAL oscillator mode is selected.
XTAL
Clock Generation
Crystal oscillator input
DSPI_B_SCK_LVDS
DSPI_B_SCK_LVDS+
DSPI
LVDS pair used for DSPI_B TSB mode transmission
DSPI_B_SOUT_LVDS
DSPI_B_SOUT_LVDS+
DSPI
LVDS pair used for DSPI_B TSB mode transmission



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com