| 数据搜索系统,热门电子元器件搜索 |
|
SC667201MMG3 数据表(PDF) 1 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SC667201MMG3 数据表(HTML) 1 Page - Freescale Semiconductor, Inc |
|
1 / 120 page ![]() Freescale Semiconductor Data Sheet: Technical Data Document Number: MPC5642A Rev. 3.1, 06/2012 © Freescale Semiconductor, Inc., 2009, 2010, 2012. All rights reserved. MPC5642A 208 MAPBGA 176 LQFP 324 TEPBGA (24 × 24 mm) (23 × 23 mm) (17 x 17 mm) • 150 MHz e200z4 Power Architecture core – Variable length instruction encoding (VLE) – Superscalar architecture with 2 execution units – Up to 2 integer or floating point instructions per cycle – Up to 4 multiply and accumulate operations per cycle • Memory organization – 2 MB on-chip flash memory with ECC and read-while-write (RWW) – 128 KB on-chip SRAM with standby functionality (32 KB) and ECC – 8 KB instruction cache (with line locking), configurable as 2- or 4-way – 14 + 3 KB eTPU code and data RAM –4 4 crossbar switch (XBAR) – 24-entry MMU • Fail Safe Protection – 16-entry Memory Protection Unit (MPU) – CRC unit with 3 submodules – Junction temperature sensor • Interrupt – Configurable interrupt controller (INTC) with non-maskable interrupt (NMI) – 64-channel eDMA • Serial channels – 3 eSCI modules – 3 DSPI modules (2 of which support downstream Micro Second Channel [MSC]) – 3 FlexCAN modules with 64 message buffers each – 1 FlexRay module (V2.1) up to 10 Mbit/s w/dual or single channel, 128 message objects, ECC •1 eMIOS – 24 unified channels • 1 eTPU2 (second generation eTPU) —32 standard channels – 1 reaction module (6 channels with 3 outputs per channel) • 2 enhanced queued analog-to-digital converters (eQADCs) – Forty 12-bit input channels (multiplexed on 2 ADCs); expandable to 56 channels with external multiplexers – 6 command queues – Trigger and DMA support – 688 ns minimum conversion time • On-chip CAN/SCI Bootstrap loader with Boot Assist Module (BAM) • Nexus: Class 3+ for core; Class 1 for eTPU • JTAG (5-pin) • Development Trigger Semaphore (DTS) – EVTO pin for communication with external tool • Clock generation – On-chip 4–40 MHz main oscillator – On-chip FMPLL (frequency-modulated phase-locked loop) • Up to 112 general purpose I/O lines – Individually programmable as input, output or special function – Programmable threshold (hysteresis) • Power reduction modes: slow, stop, and standby • Flexible supply scheme – 5 V single supply with external ballast – Multiple external supply: 5 V, 3.3 V, and 1.2 V Qorivva MPC5642A Microcontroller Data Sheet |
类似零件编号 - SC667201MMG3 |
|
类似说明 - SC667201MMG3 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |