SC667201MMG3 datasheet(20/120 Pages) FREESCALE

20 / 120 page

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

Introduction

•

Each message buffer configurable as Rx or Tx, all supporting standard and extended messages

•

Includes 1088 bytes of embedded memory for message buffer storage

•

Includes 256-byte memory for storing individual Rx mask registers

•

Full-featured Rx FIFO with storage capacity for 6 frames and internal pointer handling

•

Powerful Rx FIFO ID filtering, capable of matching incoming IDs against 8 extended, 16 standard or 32 partial (8 bits)

IDs, with individual masking capability

•

Selectable backwards compatibility with previous FlexCAN versions

•

Programmable clock source to the CAN Protocol Interface, either system clock or oscillator clock

•

Listen only mode capability

•

Programmable loop-back mode supporting self-test operation

•

3 programmable Mask Registers

•

Programmable transmit-first scheme: lowest ID, lowest buffer number or highest priority

•

Time Stamp based on 16-bit free-running timer

•

Global network time, synchronized by a specific message

•

Maskable interrupts

•

Warning interrupts when the Rx and Tx Error Counters reach 96

•

Independent of the transmission medium (an external transceiver is assumed)

•

Multi-master concept

•

High immunity to EMI

•

Short latency time due to an arbitration scheme for high-priority messages

•

Low power mode, with programmable wakeup on bus activity

1.5.18

FlexRay

The MPC5642A includes one dual-channel FlexRay module that implements the FlexRay Communications System Protocol

Specification, Version 2.1 Rev A. Features include:

•

Single channel support

•

FlexRay bus data rates of 10 Mbit/s, 8 Mbit/s, 5 Mbit/s, and 2.5 Mbit/s supported

•

128 message buffers, each configurable as:

— Receive message buffer

— Single-buffered transmit message buffer

— Double-buffered transmit message buffer (combines two single-buffered message buffers)

•

2 independent receive FIFOs

— 1 receive FIFO per channel

— Up to 255 entries for each FIFO

•

ECC support

1.5.19

System timers

The system timers include two distinct types of system timer:

•

Periodic interrupts/triggers using the Periodic Interrupt Timer (PIT)

•

Operating system task monitors using the System Timer Module (STM)

1.5.19.1

Periodic interrupt timer (PIT)

The PIT provides five independent timer channels, capable of producing periodic interrupts and periodic triggers. The PIT has

no external input or output pins and is intended to provide system ‘tick’ signals to the operating system, as well as periodic

SC667201MMG3 数据表(PDF) 20 Page - Freescale Semiconductor, Inc

SC667201MMG3 数据表(HTML) 20 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载