| 数据搜索系统,热门电子元器件搜索 |
|
MCP795W21 数据表(PDF) 33 Page - Micro Analog systems |
|
|
|||||||||||||||||||||||||||||
MCP795W21 数据表(HTML) 33 Page - Micro Analog systems |
|
33 / 54 page ![]() 2011 Microchip Technology Inc. Preliminary DS22280A-page 33 MCP795WXX/MCP795BXX 9.1.7 POWER-FAIL TIME-STAMP The MCP795XXX family of RTCC devices feature a power-fail time-stamp feature. This feature will save the time at which VCC crosses the VTRIP voltage and is shown in Figure 9-4. To use this feature, a VBAT supply must be present and the oscillator must also be run- ning. There are two separate sets of registers that are used to record this information: • The first set located at 0x18h through 0x1Bh are loaded at the time when VCC falls below VTRIP and the RTCC operates on the VBAT. The VBAT (register 0x03h bit 4) bit is also set at this time. • The second set of registers, located at 0x1Ch through 0x1Fh, are loaded at the time when VCC is restored and the RTCC switches to VCC. The power-fail time-stamp registers are cleared when the VBAT bit is cleared in software. FIGURE 9-4: POWER-FAIL GRAPH 9.1.8 READ STATUS REGISTER (SRREAD) The Read Status Register (SRREAD) instruction pro- vides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows: * The Write-In-Process (WIP) bit indicates whether the MCP795XXX is busy with a nonvolatile memory write operation. When set to a ‘1’, a write is in progress, when set to a ‘0’, no write is in progress. This bit is read-only. The Write Enable Latch (WEL) bit indicates the sta- tus of the write enable latch. When set to a ‘1’, the latch allows writes to the nonvolatile memory, when set to a ‘0’, the latch prohibits writes to the nonvolatile memory. The state of this bit can always be updated via the WREN or WRDI commands, regardless of the state of write protection on the STATUS register. This bit is read-only. The Block Protection (BP0 and BP1) bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile. See Figure 9-5 for the RDSR timing sequence. Note: It is strongly recommended that the time- saver function only be used when the oscillator is running. This will ensure accu- rate functionality VCC VTRIP(max) VTRIP(min) Power-Down Time-Stamp Power-Up Time-Stamp 7 654 3 2 1 0 — ——— R/W R/W R R X XXX BP1 BP0 WEL WIP Note: Once a Write Status Register is initiated and a Read Status Register is attempted the new values for the nonvolatile bits will be read regardless of whether the values have been actually programmed into the device. (i.e., The values are moved to the latches prior to the write operation). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |