 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
SST49LF040 数据表(PDF) 28 Page - Silicon Storage Technology, Inc |
|
|
|||||||||||||||||||||||||||||
SST49LF040 数据表(HTML) 28 Page - Silicon Storage Technology, Inc |
|
|
28 / 48 page  28 Advance Information 4 Mbit LPC Flash SST49LF040 ©2001 Silicon Storage Technology, Inc. S71213-00-000 11/01 562 FIGURE 16: BLOCK-ERASE TIMING DIAGRAM (LPC MODE) 562 ILL F15.1 RST# LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 0101b 0101b 0101b 1010b 0101b 1010b Tri-State TAR Load Address "YYYY 5555H" in 8 Clocks Write the 1st command to the device in LPC mode. Address1 1 Clock 1 Clock 1st Start Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data "AAH" in 2 Clocks 1111b 0000b LCLK RST# = VIH LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 1010b 1010b 1010b 0101b 0010b 0101b Tri-State TAR Load Address "YYYY 2AAAH" in 8 Clocks Write the 2nd command to the device in LPC mode. Address1 1 Clock 1 Clock 2nd Start Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data "55H" in 2 Clocks 1111b 0000b LCLK RST# = VIH LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 0101b 0101b 0101b 1000b 0101b 0000b Tri-State TAR Load Address "YYYY 5555H" in 8 Clocks Write the 3rd command to the device in LPC mode. Address1 1 Clock 1 Clock 3rd Start Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data "80H" in 2 Clocks 1111b 0000b LCLK RST# = VIH LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 0101b 0101b 0101b 1010b 0101b 1010b Tri-State TAR Load Address "YYYY 5555H" in 8 Clocks Write the 4th command to the device in LPC mode. Address1 1 Clock 1 Clock 4th Start Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data "AAH" in 2 Clocks 1111b 0000b LCLK RST# = VIH LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 1010b 1010b 1010b 0101b 0010b 0101b A[19:16] XXXXb XXXXb XXXXb 0101b BAX 0000b Tri-State TAR Load Address "YYYY 2AAAH" in 8 Clocks Load Block Address in 8 Clocks Write the 5th command to the device in LPC mode. Address1 1 Clock 1 Clock 5th Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data "55H" in 2 Clocks Load Data “50” in 2 Clocks 1111b 0000b LCLK RST# = VIH LFRAME# LAD[3:0] 0000b 011Xb A[23:20] Tri-State TAR Write the 6th command (target sector to be erased) to the device in LPC mode. BAX = Block Address Address1 1 Clock 1 Clock 6th Start Memory Write Cycle TAR Sync Data Internal erase start Internal erase start 1 Clock 2 Clocks 1111b 0000b CE# = VIL CE# = VIL CE# = VIL CE# = VIL CE# = VIL LCLK CE# A[31:28] A[27:24] A[31:28] A[27:24] A[31:28] A[27:24] A[31:28] A[27:24] A[31:28] A[27:24] A[31:28] A[27:24] Note: YYYY must be within memory address range specified in Figures 4 and 5. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
