数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SST49LF040 数据表(PDF) 12 Page - Silicon Storage Technology, Inc

部件名 SST49LF040
功能描述  4 Mbit LPC Flash
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SST [Silicon Storage Technology, Inc]
网页  http://www.sst.com/
标志 SST - Silicon Storage Technology, Inc

SST49LF040 数据表(HTML) 12 Page - Silicon Storage Technology, Inc

Back Button SST49LF040 Datasheet HTML 8Page - Silicon Storage Technology, Inc SST49LF040 Datasheet HTML 9Page - Silicon Storage Technology, Inc SST49LF040 Datasheet HTML 10Page - Silicon Storage Technology, Inc SST49LF040 Datasheet HTML 11Page - Silicon Storage Technology, Inc SST49LF040 Datasheet HTML 12Page - Silicon Storage Technology, Inc SST49LF040 Datasheet HTML 13Page - Silicon Storage Technology, Inc SST49LF040 Datasheet HTML 14Page - Silicon Storage Technology, Inc SST49LF040 Datasheet HTML 15Page - Silicon Storage Technology, Inc SST49LF040 Datasheet HTML 16Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 48 page
background image
12
Advance Information
4 Mbit LPC Flash
SST49LF040
©2001 Silicon Storage Technology, Inc.
S71213-00-000
11/01 562
FIGURE 5: BOOT CONFIGURATION FROM THE
BOTTOM OF THE 4 GBYTE SYSTEM
MEMORY MAP
Registers
There are two registers available on the SST49LF040, the
General Purpose Inputs Registers (GPI_REG) and the
JEDEC ID Registers. Since multiple LPC memory devices
may be used to increase memory densities, these registers
appear at its respective address location in the 4 GByte
system memory map. Unused register locations will read
as 00H. Any attempt to read registers during internal Write
operation will respond as “Write Operation Status Detec-
tion” (Data# Polling or Toggle Bit). Tables 4 and 5 list
GPI_REG
and
JEDEC
ID
address
locations
for
SST49LF040 with its respective device strapping.
General Purpose Inputs Register
The GPI_REG (General Purpose Inputs Register) passes
the state of GPI[4:0] pins at power-up on the SST49LF040.
It is recommended that the GPI[4:0] pins be in the desired
state before LFRAME# is brought low for the beginning of
the next bus cycle, and remain in that state until the end of
the cycle. There is no default value since this is a pass-
through register. See Table 3, General Purpose Inputs
Register, for the GPI_REG bits and functions and Tables 4
and 5 for memory address location for its respective device
strapping.
Device #14
Device #15
8 MByte
Register Access
8 MByte
Memory Access
562 ILL F02.3
Device #2
Device #3
Device #1
Device #0
(Boot Block)
Device #14
Device #15
(Boot Block)
(Boot Block)
(Boot Block)
Device #3
Device #2
(Boot Block)
(Boot Block)
Device #1
Boot Device #0
00FF FFFFH
0080 0000H
007F FFFFH
0000 0000H
TABLE
3: GENERAL PURPOSE INPUTS REGISTER
Bit
Function
Pin #
32-PLCC
32-TSOP
7:5
Reserved
-
-
4GPI[4]
Reads status of general
purpose input pin
30
6
3GPI[3]
Reads status of general
purpose input pin
311
2GPI[2]
Reads status of general
purpose input pin
412
1GPI[1]
Reads status of general
purpose input pin
513
0GPI[0]
Reads status of general
purpose input pin
614
T3.1 562



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com