数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR1310 数据表(PDF) 18 Page - STMicroelectronics

部件名 SPEAR1310
功能描述  Dual-core Cortex A9 embedded MPU for communications
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR1310 数据表(HTML) 18 Page - STMicroelectronics

Back Button SPEAR1310 Datasheet HTML 14Page - STMicroelectronics SPEAR1310 Datasheet HTML 15Page - STMicroelectronics SPEAR1310 Datasheet HTML 16Page - STMicroelectronics SPEAR1310 Datasheet HTML 17Page - STMicroelectronics SPEAR1310 Datasheet HTML 18Page - STMicroelectronics SPEAR1310 Datasheet HTML 19Page - STMicroelectronics SPEAR1310 Datasheet HTML 20Page - STMicroelectronics SPEAR1310 Datasheet HTML 21Page - STMicroelectronics SPEAR1310 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 57 page
background image
Multiport memory controller (MPMC)
SPEAr1310
18/57
Doc ID 17528 Rev 4
9
Multiport memory controller (MPMC)
MPMC is a high performance multichannel memory controller able to support DDR2 and
DDR3 double data rate memory devices. The multiport architecture ensures that memory is
shared efficiently among different high-bandwidth client modules.
9.1
Main features
●
Supports both DDR3 and DDR2 devices. Wide range of memory device cuts
supported: from 128 Mb to 4 Gb for each chip select. Two chip selects supported.
●
Programmable memory datapath size of full memory 32-bit data width or half memory
16 bits data width
●
Clock frequencies from 100 MHz to 533 MHz supported
●
6 AXI interfaces with a data interface width of 64 bits. Each port is configured with a
thread ID of 4 bits
●
Exclusive and locked accesses support Weighted Round-Robin arbitration scheme
support to ensure high memory bandwidth utilization
●
DRAM command processing
●
Register port with an AHB Interface with a data interface width of 32 bits
●
A programmable register interface to control memory device parameters and protocols
including auto pre-charge
●
Full initialization of memory on memory controller reset
●
Automatically maps user addresses to the DRAM memory in a contiguous block
addressing starts at user address 0 and ends at the highest available address
according to the size and number of DRAM devices present
●
Fully pipelined command, read and write data interfaces to the memory controller
●
Advanced bank look-ahead features for high memory throughput
●
7-bit ECC functionality with single-bit and double-bit error reporting and automatic
correction of single-bit error events. Programmable reporting and correction.
Programmable removal of ECC storage



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com