SPEAR1310 datasheet(22/57 Pages) STMICROELECTRONICS

22 / 57 page

Giga/Fast Ethernet media access controller (GMAC)

SPEAr1310

22/57

Doc ID 17528 Rev 4

●

Separate transmission, reception, and control interfaces to the application

–

The host CPU uses a 32-bit AHB (AMBA 2.0) slave interface to access the GMAC

subsystem control and status registers (CSRs)

–

The GMAC transfers data to system memory through a 32-bit AXI (AMBA 3.0)

master interface

●

Support for network statistics with RMON/MIB counters (RFC2819/RFC2665)

●

A module for detection of LAN remote wake-up frames and AMD magic packet frames:

power management module (PMT)

●

A receive module for checksum off-load for received IPv4 and TCP packets

encapsulated by the Ethernet frame (Type 1)

●

An enhanced receive module for checking IPv4 header checksum and TCP, UDP, or

ICMP checksum encapsulated in IPv4 or IPv6 datagrams (Type 2)

●

A module to support Ethernet frame time stamping as described in IEEE 1588- 2002

and IEEE 1588-2008 (standard for precision networked clock synchronization). Sixty-

four-bit time stamps are given in the transmit or receive status of each frame

●

MDIO master interface for PHY device configuration and management: station

management agent (SMA), MDIO module

●

Supports the standard IEEE P802.3az, version D2.0 for energy efficient Ethernet;

allows physical layers to operate in the low-power idle (LPI) mode

The MAC transaction level (MTL) block consists of two sets of FIFOs: a transmit FIFO with

programmable threshold capability, and a receive FIFO with a programmable threshold

(default of 64 bytes). The MTL block has the following features:

●

32-bit transaction layer block that provides a bridge between the application and the

GMAC

●

Single-channel transmit and receive engines

●

Synchronization for all clocks in the design (transmit, receive, and system clocks)

●

Optimization for packet-oriented transfers with frame delimiters

●

Four separate ports for system-side and GMAC side transmission and reception

●

FIFO instantiation outside the top-level module to facilitate memory testing/instantiation

●

4-KB receive FIFO size on reception

●

Supports receive status vectors insertion into the receive FIFO after the EOF transfer.

This enables multiple-frame storage in the receive FIFO without requiring another FIFO

to store those frames

●

Configurable receive FIFO threshold (default fixed at 64 bytes) in cut-through or

threshold mode

●

Provides an option to filter all error frames on reception and not forward them to the

application in store-and-forward mode.

●

Provides an option to forward under-sized good frames

●

Supports statistics by generating pulses for frames dropped or corrupted (due to

overflow) in the receive FIFO

●

2-KB FIFO size on transmission

●

Store and forward mechanism for transmission to the GMAC

●

Threshold control for transmit buffer management

●

Automatic retransmission of collision frames for transmission

SPEAR1310 数据表(PDF) 22 Page - STMicroelectronics

SPEAR1310 数据表(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载