数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR1310 数据表(PDF) 26 Page - STMicroelectronics

部件名 SPEAR1310
功能描述  Dual-core Cortex A9 embedded MPU for communications
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR1310 数据表(HTML) 26 Page - STMicroelectronics

Back Button SPEAR1310 Datasheet HTML 22Page - STMicroelectronics SPEAR1310 Datasheet HTML 23Page - STMicroelectronics SPEAR1310 Datasheet HTML 24Page - STMicroelectronics SPEAR1310 Datasheet HTML 25Page - STMicroelectronics SPEAR1310 Datasheet HTML 26Page - STMicroelectronics SPEAR1310 Datasheet HTML 27Page - STMicroelectronics SPEAR1310 Datasheet HTML 28Page - STMicroelectronics SPEAR1310 Datasheet HTML 29Page - STMicroelectronics SPEAR1310 Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 57 page
background image
PCI Express (PCIe)
SPEAr1310
26/57
Doc ID 17528 Rev 4
The features common to both EP and RC mode of the DM cores are:
●
Support for all non-optional features and some optional features defined in the PCI
Express Base 2.0 specification.
●
Ultra-low transmit and receive latency
●
Support a max payload size of 256 bytes
●
4-KB maximum request size
●
Very high accessible bandwidth
●
Support for both Gen1 (at 125 MHz) and Gen2 (at 250 MHz) operation
●
2.5 Gbps (Gen1) or 5.0 Gbps (gen2) Lane (x1)
●
Automatic Lane reversal as specified in the PCI Express 2.0 specification (transmit and
receive)
●
Polarity inversion on receive
●
Multiple virtual channels (VCs) (maximum of 2)
●
Multiple traffic classes (TCs)
●
Supports ECRC generation and checking
●
Supports PCI Express beacon and wake-up mechanism
●
Supports PCI power management
●
Supports PCI Express active state power management (ASPM)
●
Supports PCI Express advanced error reporting
●
Supports Vital product data (VPD)
●
Supports PCIe messages for both transmit and receive.
●
Supports external priority arbitration (in addition to the internally-implemented transmit
arbitration)
●
Supports expansion ROM
Additional features specific to RC mode
The features specific to the RC mode are:
●
Type 1 configuration space
●
Application-initiated Lane reversal for situations where the core does not detect Lane 0
(for example, an x4 core connected to an x8 device that has its Lanes reversed)
Additional features specific to EP mode
The features specific to the EP mode are:
●
Alternate routing-ID (ARI)
●
Address translation services (ATS)
●
Completion timeout ranges
●
Function level reset (FLR)
●
Type 0 configuration space
●
MSI interrupt capability



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com