数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR1310 数据表(PDF) 51 Page - STMicroelectronics

部件名 SPEAR1310
功能描述  Dual-core Cortex A9 embedded MPU for communications
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR1310 数据表(HTML) 51 Page - STMicroelectronics

Back Button SPEAR1310 Datasheet HTML 47Page - STMicroelectronics SPEAR1310 Datasheet HTML 48Page - STMicroelectronics SPEAR1310 Datasheet HTML 49Page - STMicroelectronics SPEAR1310 Datasheet HTML 50Page - STMicroelectronics SPEAR1310 Datasheet HTML 51Page - STMicroelectronics SPEAR1310 Datasheet HTML 52Page - STMicroelectronics SPEAR1310 Datasheet HTML 53Page - STMicroelectronics SPEAR1310 Datasheet HTML 54Page - STMicroelectronics SPEAR1310 Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 57 page
background image
SPEAr1310
Direct memory access controller (DMAC)
Doc ID 17528 Rev 4
51/57
●
Programmable maximum burst transfer size per channel
●
Maximum transaction size configured to 256 for all the channels
●
Maximum block size configured to 4095 for all the channels
●
Bus locking – can be programmed to be over the transaction, block, or DMA transfer
level
●
Channel locking – can be programmed to be over the transaction, block, or DMA
transfer level
●
16 Handshaking interfaces for source and destination peripherals
●
Hardware and Software handshaking interfaces
●
Peripheral interrupt handshaking interface
●
Handshaking interface supports single or burst DMA transactions
●
Polarity control for hardware handshaking interface
●
Enabling and disabling of individual DMA handshaking interface
●
Programmable flow control at block transfer level (source, destination or DMAC core)
●
Software control of source data pre-fetch when destination is flow controller
●
Combined and separate interrupt requests
●
Interrupt generation on DMA transfer (multiblock) completion, block transfer
completion, single and burst transaction completion and error condition
●
Support of interrupt enabling and masking.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com