数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR1340 数据表(PDF) 7 Page - STMicroelectronics

部件名 SPEAR1340
功能描述  Dual-core Cortex A9 HMI embedded MPU
PDF  200 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR1340 数据表(HTML) 7 Page - STMicroelectronics

Back Button SPEAR1340 Datasheet HTML 3Page - STMicroelectronics SPEAR1340 Datasheet HTML 4Page - STMicroelectronics SPEAR1340 Datasheet HTML 5Page - STMicroelectronics SPEAR1340 Datasheet HTML 6Page - STMicroelectronics SPEAR1340 Datasheet HTML 7Page - STMicroelectronics SPEAR1340 Datasheet HTML 8Page - STMicroelectronics SPEAR1340 Datasheet HTML 9Page - STMicroelectronics SPEAR1340 Datasheet HTML 10Page - STMicroelectronics SPEAR1340 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 200 page
background image
SPEAr1340
Device functions
Doc ID 023063 Rev 4
7/200
2
Device functions
2.1
CPU subsystem
The CPU subsystem is based on the ARM Cortex A9 processor, and has a dual-core
configuration.
Main features:
Each core has the following features:
●
ARM v7 CPU at 600 MHz
●
32 KB of L1 instruction CACHE with parity check
●
32 KB of L1 data CACHE with parity check
●
Embedded FPU for single and double data precision scalar floating-point operations
●
Memory management unit (MMU)
●
ARM, Thumb2 and Thumb2-EE instruction set support
●
Program Trace Macrocell (PTM) and CoreSight© component for software debug
●
32-bit timer with 8-bit prescaler
●
Internal watchdog (working also as timer)
The dual core configuration is completed by a common set of components:
●
Snoop control unit (SCU) to manage inter-process communication, cache-to-cache and
system memory transfer, cache coherency
●
Generic interrupt control (GIC) unit configured to support 128 independent interrupt
sources with software configurable priority and routing between the two cores
●
64-bit global timer with 8-bit prescaler
●
Accelerator coherence port (ACP)
●
Parity support to detect runtime failures for other internal memories
●
512 KB of unified 8-way set associative L2 cache with support for ECC
●
L2 Cache controller based on PL310 IP released by ARM
●
Dual asynchronous 64-bit AMBA 3 AXI interface with possible filtering on the second
one to use a single port for DDR memory access
●
JTAG interface and Trace port: debug and trace can be inhibited through OTP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com