SPEAR1340 datasheet(33/200 Pages) STMICROELECTRONICS

33 / 200 page

SPEAr1340

Device functions

Doc ID 023063 Rev 4

33/200

A set of 16 general purpose registers (GP-Reg) are provided which can be used to save

data during the power down state. GP-Reg-set runs on 32 K oscillator clock and powered by

RTC battery. Each register is of 32 bits and addressed mapped on the 32-bit APB bus. A bit

in status register reflects the status of any pending write to GP-Reg-set. This means that

write operation to the GP-Reg-set should be sequential, so you should wait for this pending

status bit to be cleared before writing again to GP-Reg-set.

Main features:

●

Works on dedicated 32768 Hz external clock and power supply

●

9999- year calendar

●

Leap years support

●

Programmable alarm interrupt

●

Power management and self-isolation

●

Prescaler and timer registers bypass for TEST

●

Time and date update monitors

●

16 general purpose registers which can be used to save data during power down state

2.31

DMA controllers (DMAC)

The SPEAr1340 device integrates 2 instances of a DMA controller (DMAC) digital block,

identified as DMAC0 and DMAC .

The DMAC is an AHB-central DMA controller core that transfers data from a source

peripheral to a destination peripheral over two AHB buses. A wrapper is designed to

instantiate 2 DMAC cores (each with 2 AHB master interfaces), 2 ICMs (which arbitrate the

same master interface of each DMAC) and a MUX (which manages multiple peripheral

handshaking interfaces).

Main features:

●

AMBA 2.0-compliant

●

AHB slave interface – used to program the DMAC

●

8 channels, one per source and destination pair

●

Unidirectional channels – data transfers in one direction only

●

Programmable channel priority

●

2 independent AHB master interfaces

●

Data bus width configured to 64 bits for each AHB master interface

●

Configurable endianness for master interfaces

●

Support for memory-to-memory, memory-to-peripheral, peripheral-to-memory, and

peripheral-to-peripheral DMA transfers

●

Component ID parameters for configurable software driver support

●

Programmable source and destination addresses (on AHB bus)

●

Address increment, decrement or no change

●

Multiblock transfers achieved through linked lists (block chaining)

●

Independent source and destination selection of multiblock transfer type

●

Scatter/Gather

SPEAR1340 数据表(PDF) 33 Page - STMicroelectronics

SPEAR1340 数据表(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载