数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8213SCDS/V 数据表(PDF) 20 Page - Wolfson Microelectronics plc

部件名 WM8213SCDS/V
功能描述  24MSPS 16-bit CCD Digitiser
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8213SCDS/V 数据表(HTML) 20 Page - Wolfson Microelectronics plc

Back Button WM8213SCDS/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8213SCDS/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8213SCDS/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8213SCDS/V Datasheet HTML 19Page - Wolfson Microelectronics plc WM8213SCDS/V Datasheet HTML 20Page - Wolfson Microelectronics plc WM8213SCDS/V Datasheet HTML 21Page - Wolfson Microelectronics plc WM8213SCDS/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM8213SCDS/V Datasheet HTML 23Page - Wolfson Microelectronics plc WM8213SCDS/V Datasheet HTML 24Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 38 page
background image
WM8213
Production Data
w
PD Rev 4.1 July 2008
20
Figure 15 ADC Input Black Level Adjust Settings
OVERALL SIGNAL FLOW SUMMARY
Figure 16 represents the processing of the video signal through the WM8213.
V
RESET
V
VRLC
V
3
CDS = 1
CDS = 0
CDACPD=1
260mV*(DAC[7:0]-127.5)/127.5
analog
-
X
++
See parametrics for
DAC voltages.
OP[7:0]
D
1
digital
ADC BLOCK
PGA
BLOCK
OFFSET DAC
BLOCK
INPUT
SAMPLING
BLOCK
D
2
CDS, CDACPD,CDAC[3:0], DAC[7:0],
PGA[8:0], PGAFS[1:0] and INVOP are set
by programming internal control registers.
CDS=1 for CDS, 0 for non-CDS
V
IN is RINP or GINP or BINP
V
RESET is VIN sampled during reset clamp
V
RLC is voltage applied to VRLC/VBIAS pin
V
IN
x (65535/V
FS)
+0
if PGAFS[1:0]=11
+65535 if PGAFS[1:0]=10
+32768 if PGAFS[1:0]=0x
PGA gain
A= 0.66+PGA[8:0]x7.34/511
OUTPUT
INVERT
BLOCK
D2 = D1 if INVOP = 0
D2 = 65535-D1 if INVOP = 1
Offset
DAC
RLC
DAC
+
V
2
V
1
CDACPD=0
Figure 16 Overall Signal Flow
The INPUT SAMPLING BLOCK produces an effective input voltage V1. For CDS, this is the
difference between the input video level VIN and the input reset level VRESET. For non-CDS this is the
difference between the input video level VIN and the voltage on the VRLC/VBIAS pin, VVRLC,
optionally set via the RLC DAC.
The OFFSET DAC BLOCK then adds the amount of fine offset adjustment required to move the
black level of the input signal towards 0V, producing V2.
The PGA BLOCK then amplifies the white level of the input signal to maximise the ADC range,
outputting voltage V3.
The ADC BLOCK then converts the analogue signal, V3, to a 16-bit unsigned digital output, D1.
The digital output is then inverted, if required, through the OUTPUT INVERT BLOCK to produce D2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com