数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS5502 数据表(PDF) 18 Page - ams AG

部件名 AS5502
功能描述  Multimode Powerline-Modem
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS5502 数据表(HTML) 18 Page - ams AG

Back Button AS5502 Datasheet HTML 14Page - ams AG AS5502 Datasheet HTML 15Page - ams AG AS5502 Datasheet HTML 16Page - ams AG AS5502 Datasheet HTML 17Page - ams AG AS5502 Datasheet HTML 18Page - ams AG AS5502 Datasheet HTML 19Page - ams AG AS5502 Datasheet HTML 20Page - ams AG AS5502 Datasheet HTML 21Page - ams AG AS5502 Datasheet HTML 22Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 26 page
background image
Mux-State 1(IF-Test):
In this mode the IFBPF can be measured by forcing the IFI via pin TST-IN and measuring
IFO via pin TST-OUT. With pin CKSYS the FSK-ZC signal can be measured.
Mux-State 2 (TXPATH / RXO):
In this mode the TXPATH can be measured by forcing TXI via pin TST-IN and measuring
the TX-Output-Stage output. The SC-CLK can be measured via pin CKSYS. The receiver
bandpass filter can be measured by forcing RXIN and measuring TST-OUT (RXO).
Mux-State 3 (DPLL / DATAFIL):
In this mode the input of the RX-DPLL can be forced by TST-IN for digital verification of
this block. Further the output of the data LP-filter can be measured at TST-OUT. The
MIXER- PLL output can be measured via pin CKSYS.
TX Timeout / RES-Delay Test-Mode: With bit "Test2" set to 1 the TX-timeout (3sec) and
the RES-Delay (300ms) gets reduced by a factor of 256 for production test.
ASYN Test-Mode: The contol-bit "ASYN" is used for global verification of the
receiver-block and especially for verification of the MIXER and the DataFilter by measuring
the RXDA-jitter (isochronous-distortion).
TST-OUT
op
MUX
VREF
IFO
RXO
MUX
TST-IN
IFI
TXI
1
1
0
2
3
nc.
0
2
DPLL-IN
3
op
D F O
1.5 Supply and Analog Ground
There are two different pairs of supply pins, one for analog (AVSS,AVDD) and one for
digital (DVSS, DVDD). The two VSS-pins have to be at the same level to avoid
substrate-current. The two VDD-pins should not differ more than 0.25V. The reason for
splitting the supply lines is to avoid noise from the digital circuit injected to the analog
section.
The analog-ground is generated by resistive division of the supply-voltage to AVDD/2. Since
the SC-clock is working in the range of >1MHz, an external capacitor of 1uF is needed to
decouple the AGND to AVSS.
There has to be sufficient decoupling from AVDD to AVSS and from DVDD to DVSS
separately. Usually a combination of a 10uF tantal and 100nF ceramic-capacitor is used
dependent on the supply structure.
AVSS
AGND
AVDD
DVDD
DVSS
1uF
100n
10uF
10uF
100nF
+5V
+5V
0V
AS5501 / AS5502 Multimode Powerline Modem
Data Sheet
Rev A, May 2000
Page 17/25



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com