AD9433SLASHPCB datasheet(5/24 Pages) AD

5 / 24 page

REV. 0

AD9433

–5–

PIN FUNCTION DESCRIPTIONS

Pin Number

Mnemonic

Function

1, 3, 4, 9, 11, 33, 34, 35, 38, 39, 40,

GND

Analog Ground

43, 48, 51

2, 5, 6, 10, 36, 37, 44, 47, 52

VCC

Analog Supply (5 V)

ENCODE

Encode Clock for ADC-Complementary

ENCODE

Encode Clock for ADC-True (ADC samples on rising edge of

ENCODE)

Out of Range Output

15–20, 25–30

D11–D0

Digital Output

13, 22, 23, 32

VDD

Digital Output Power Supply (3 V)

12, 21, 24, 31

DGND

Digital Output Ground

DFS

Data Format Select. Low = Two’s Complement, High = Binary;

Floats Low

SFDR MODE

CMOS control pin that enables (SFDR MODE = 1), a proprietary

circuit that may improve the spurious free dynamic range (SFDR)

performance of the AD9433. It is useful in applications where the

dynamic range of the system is limited by discrete spurious

frequency content caused by nonlinearities in the ADC transfer

function. SFDR MODE = 0 for normal operation; Floats Low.

VREFIN

Reference Input for ADC (2.5 V typical)

VREFOUT

Internal Reference Output (2.5 V typical); bypass with 0.1

µF to

Ground

AIN

Analog Input-True

AIN

Analog Input-Complement

PIN CONFIGURATION

52 51 50 49 48

43 42 41 40

47 46 45 44

14 15 16 17 18 19 20 21 22 23 24 25 26

PIN 1

IDENTIFIER

TOP VIEW

(Not to Scale)

AD9433BSQ

GND

VCC

GND

VCC

ENCODE

GND

VCC

GND

DGND

VDD

GND

VCC

GND

VDD

DGND

D0 (LSB)

AD9433/PCB 数据表(PDF) 5 Page - Analog Devices

AD9433/PCB 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

AD9433/PCB 数据表(PDF) 5 Page - Analog Devices

AD9433/PCB 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载