数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F102xB 数据表(PDF) 63 Page - STMicroelectronics

部件名 STM32F102xB
功能描述  Medium-density USB access line,ARM-based 32b MCU with 64/128KB Flash,USB FS interface,6 timers, ADC&8 com. interfaces
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F102xB 数据表(HTML) 63 Page - STMicroelectronics

Back Button STM32F102xB Datasheet HTML 59Page - STMicroelectronics STM32F102xB Datasheet HTML 60Page - STMicroelectronics STM32F102xB Datasheet HTML 61Page - STMicroelectronics STM32F102xB Datasheet HTML 62Page - STMicroelectronics STM32F102xB Datasheet HTML 63Page - STMicroelectronics STM32F102xB Datasheet HTML 64Page - STMicroelectronics STM32F102xB Datasheet HTML 65Page - STMicroelectronics STM32F102xB Datasheet HTML 66Page - STMicroelectronics STM32F102xB Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 76 page
background image
STM32F102x8, STM32F102xB
Electrical characteristics
Doc ID 15056 Rev 4
63/76
Equation 1: RAIN max formula:
The formula above (Equation 1) is used to determine the maximum external impedance allowed for an
error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).
Table 45.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Power supply
2.4
3.6
V
fADC
ADC clock frequency
0.6
12
MHz
fS
(1)
1.
Guaranteed by design, not tested in production.
Sampling rate
0.05
1
MHz
fTRIG
(1)
External trigger frequency
fADC = 12 MHz
823
kHz
17
1/fADC
VAIN
Conversion voltage range(2)
2.
VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA,
0 (VSSA or
VREF- tied to
ground)
VREF+
V
RAIN
(1)
External input impedance
See Equation 1
and Table 46
for details
50
k
Ω
RADC
(1)
Sampling switch resistance
1
k
Ω
CADC
(1)
Internal sample and hold
capacitor
8pF
tCAL
(1)
Calibration time
fADC = 12 MHz
5.9
µs
83
1/fADC
tlat
(1)
Injection trigger conversion
latency
fADC = 12 MHz
0.214
µs
3(3)
3.
For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 45.
1/fADC
tlatr
(1)
Regular trigger conversion
latency
fADC = 12 MHz
0.143
µs
2(3)
1/fADC
tS
(1)
Sampling time
fADC = 12 MHz
0.107
17.1
µs
1.5
239.5
1/fADC
tSTAB
(1)
Power-up time
0
0
1
µs
tCONV
(1)
Total conversion time
(including sampling time)
fADC = 12 MHz
1.2
18
µs
14 to 252 (tS for sampling +12.5
for successive approximation)
1/fADC
R
AIN
T
S
f
ADC
C
ADC
2
N2
+
()
ln
×
×
--------------------------------------------------------------
R
ADC
<



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com