LCMXO2-256ZE-3TG100C datasheet(7/106 Pages) LATTICE

7 / 106 page

2-3

Architecture

MachXO2 Family Data Sheet

Slices

Slices 0-3 contain two LUT4s feeding two registers. Slices 0-2 can be configured as distributed memory. Table 2-1

shows the capability of the slices in PFU blocks along with the operation modes they enable. In addition, each PFU

contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8.

The control logic performs set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-

select and wider RAM/ROM functions.

Table 2-1. Resources and Modes Available per Slice

Figure 2-4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for posi-

tive/negative and edge triggered or level sensitive clocks. All slices have 15 inputs from routing and one from the

carry-chain (from the adjacent slice or PFU). There are seven outputs: six for routing and one to carry-chain (to the

adjacent PFU). Table 2-2 lists the signals associated with Slices 0-3.

Figure 2-4. Slice Diagram

Slice

PFU Block

Resources

Modes

Slice 0

2 LUT4s and 2 Registers

Logic, Ripple, RAM, ROM

Slice 1

2 LUT4s and 2 Registers

Logic, Ripple, RAM, ROM

Slice 2

2 LUT4s and 2 Registers

Logic, Ripple, RAM, ROM

Slice 3

2 LUT4s and 2 Registers

Logic, Ripple, ROM

LUT4 &

Carry

Slice

Flip-flop/

Latch

OFX0

LUT4 &

Carry

OFX1

F/SUM

FCI From

Different

Slice/PFU

Memory &

Control

Signals

FCO To Different Slice/PFU

LUT5

Mux

From

Routing

For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

• WCK is CLK

• WRE is from LSR

• DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2

• WAD [A:D] is a 4-bit address from slice 2 LUT input

CLK

LSR

FXB

FXA

Flip-flop/

Latch

LCMXO2-256ZE-3TG100C 数据表(PDF) 7 Page - Lattice Semiconductor

LCMXO2-256ZE-3TG100C 数据表(HTML) 7 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

LCMXO2-256ZE-3TG100C 数据表(PDF) 7 Page - Lattice Semiconductor

LCMXO2-256ZE-3TG100C 数据表(HTML) 7 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载