LCMXO2-256ZE-3TG100C datasheet(19/106 Pages) LATTICE

19 / 106 page

2-15

Architecture

MachXO2 Family Data Sheet

PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These

blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Table 2-8. PIO Signal List

Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condi-

tion high-speed interface signals before they are passed to the device core. In addition to this functionality, the input

Figure 2-12 shows the input register block for the PIOs located on the left, top and bottom edges. Figure 2-13

shows the input register block for the PIOs on the right edge.

Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can

bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK).

If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay,

DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input

block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK)

by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to

sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.

Pin Name

I/O Type

Description

Input

Clock Enable

Input

Pin input from sysIO buffer.

INDD

Output

INCK

Output

Clock input

Output

DDR positive edge input

Output

Registered input/DDR negative edge input

Input

Output signal from the core (SDR and DDR)

Input

Output signal from the core (DDR)

Input

Tri-state signal from the core

Output

Data output signals to sysIO Buffer

Output

Tri-state output signals to sysIO Buffer

DQSR90

Input

DQS shift 90-degree read clock

DQSW90

Input

DQS shift 90-degree write clock

DDRCLKPOL

Input

DDR input register polarity control signal from DQS

SCLK

Input

System clock for input and output/tri-state blocks.

RST

Input

Local set reset signal

1. Available in PIO on right edge only.

LCMXO2-256ZE-3TG100C 数据表(PDF) 19 Page - Lattice Semiconductor

LCMXO2-256ZE-3TG100C 数据表(HTML) 19 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

LCMXO2-256ZE-3TG100C 数据表(PDF) 19 Page - Lattice Semiconductor

LCMXO2-256ZE-3TG100C 数据表(HTML) 19 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载