数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LCMXO2-256ZE-3TG100C 数据表(PDF) 75 Page - Lattice Semiconductor

部件名 LCMXO2-256ZE-3TG100C
功能描述  MachXO2??Family Data Sheet
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

LCMXO2-256ZE-3TG100C 数据表(HTML) 75 Page - Lattice Semiconductor

Back Button LCMXO2-256ZE-3TG100C Datasheet HTML 71Page - Lattice Semiconductor LCMXO2-256ZE-3TG100C Datasheet HTML 72Page - Lattice Semiconductor LCMXO2-256ZE-3TG100C Datasheet HTML 73Page - Lattice Semiconductor LCMXO2-256ZE-3TG100C Datasheet HTML 74Page - Lattice Semiconductor LCMXO2-256ZE-3TG100C Datasheet HTML 75Page - Lattice Semiconductor LCMXO2-256ZE-3TG100C Datasheet HTML 76Page - Lattice Semiconductor LCMXO2-256ZE-3TG100C Datasheet HTML 77Page - Lattice Semiconductor LCMXO2-256ZE-3TG100C Datasheet HTML 78Page - Lattice Semiconductor LCMXO2-256ZE-3TG100C Datasheet HTML 79Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 106 page
background image
3-36
DC and Switching Characteristics
MachXO2 Family Data Sheet
sysCONFIG Port Timing Specifications
I
2C Port Timing Specifications1, 2
SPI Port Timing Specifications
1
Symbol
Parameter
Min.
Max.
Units
All Configuration Modes
tPRGM
PROGRAMN low pulse accept
55
ns
tPRGMJ
PROGRAMN low pulse rejection
25
ns
tINITL
INITN low time
55
us
tDPPINIT
PROGRAMN low to INITN low
70
ns
tDPPDONE
PROGRAMN low to DONE low
80
ns
tIODISS
PROGRAMN low to I/O disable
120
ns
Slave SPI
fMAX
CCLK clock frequency
66
MHz
tCCLKH
CCLK clock pulse width high
7.5
ns
tCCLKL
CCLK clock pulse width low
7.5
ns
tSTSU
CCLK setup time
2
ns
tSTH
CCLK hold time
0
ns
tSTCO
CCLK falling edge to valid output
10
ns
tSTOZ
CCLK falling edge to valid disable
10
ns
tSTOV
CCLK falling edge to valid enable
10
ns
tSCS
Chip select high time
25
ns
tSCSS
Chip select setup time
3
ns
tSCSH
Chip select hold time
3
ns
Master SPI
fMAX
MCLK clock frequency
133
MHz
tMCLKH
MCLK clock pulse width high
3.75
ns
tMCLKL
MCLK clock pulse width low
3.75
ns
tSTSU
MCLK setup time
5
ns
tSTH
MCLK hold time
1
ns
tCSSPI
INITN high to chip select low
100
200
ns
tMCLK
INITN high to first MCLK edge
0.75
1
us
Symbol
Parameter
Min.
Max.
Units
fMAX
Maximum SCL clock frequency
400
KHz
1. MachXO2 supports the following modes:
• Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)
• Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)
2. Refer to the I
2C specification for timing requirements.
Symbol
Parameter
Min.
Max.
Units
fMAX
Maximum SCK clock frequency
45
MHz
1. Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications
table in this data sheet.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com