数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9857/PCB 数据表(PDF) 17 Page - Analog Devices

部件名 AD9857/PCB
功能描述  CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9857/PCB 数据表(HTML) 17 Page - Analog Devices

Back Button AD9857/PCB Datasheet HTML 13Page - Analog Devices AD9857/PCB Datasheet HTML 14Page - Analog Devices AD9857/PCB Datasheet HTML 15Page - Analog Devices AD9857/PCB Datasheet HTML 16Page - Analog Devices AD9857/PCB Datasheet HTML 17Page - Analog Devices AD9857/PCB Datasheet HTML 18Page - Analog Devices AD9857/PCB Datasheet HTML 19Page - Analog Devices AD9857/PCB Datasheet HTML 20Page - Analog Devices AD9857/PCB Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 40 page
background image
AD9857
Rev. C| Page 17 of 40
INTERPOLATING DAC MODE
A block diagram of the AD9857 operating in the interpolating
DAC mode is shown in Figure 20. In this mode, the DDS and
modulator are both disabled and only the I data path is active.
The Q data path is disabled from the 14-bit parallel data port up
to and including the modulator.
As in the quadrature modulation mode, the PDCLK pin is an
output and functions as a clock which serves to synchronize the
input of data to the AD9857. Unlike the quadrature modulation
mode, however, the PDCLK operates at the rate of the I data
path. This is because only I data is being presented to the
parallel port as opposed to the interleaved I/Q format of the
quadrature modulation mode.
In the Interpolating DAC mode, the baseband data supplied at
the parallel port remains at baseband at the output; that is, no
modulation takes place. However, a sample rate conversion
takes place based on the programmed interpolation rate. The
interpolation hardware performs the necessary signal
processing required to eliminate the aliased images at baseband
that would otherwise result from a sample rate conversion. The
interpolating DAC function is effectively an oversampling
operation with the original input spectrum intact but sampled
at a higher rate.
14
14-BIT
DAC
DAC_RSET
IOUT
IOUT
8
OUTPUT
SCALE
VALUE
REFCLK
REFCLK
MODE
CONTROL
PLL
LOCK
CLOCK
INPUT
MODE
AD9857
PARALLEL
DATA IN
(14-BIT)
PDCLK/
FUD
14
INVERSE
CIC FILTER
INV
CIC
(4 )
CIC
(2 - 63 )
FIXED
INTER-
POLATOR
PROGRAMMABLE
INTERPOLATOR
INVERSE
SINC
FILTER
TIMING AND CONTROL
CLOCK
MULTIPLIER
(4 – 20 )
PROFILE
SELECT
LOGIC
CONTROL REGISTERS
RESET
CIC
OVERFLOW
SERIAL
PORT
I
PS0
PS1
POWER-
DOWN
LOGIC
DIGITAL
POWER-
DOWN
TxENABLE
Figure 20. Interpolating DAC Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com